










TPS62868, TPS62869

# SLVSFS3B - SEPTEMBER 2020 - REVISED JULY 2021

# TPS62868x 2.4-V to 5.5-V Input, 4-A/6-A Synchronous Step-Down Converter with I<sup>2</sup>C **Interface in QFN Package**

### 1 Features

- 11-m $\Omega$  and 10.5-m $\Omega$  internal power MOSFETs
- >90% efficiency (0.9-V output)
- DCS-Control topology for fast transient response
- Available output voltage ranges for dynamic voltage scaling (DVS) through I<sup>2</sup>C
  - Output voltage range from 0.2-V to 0.8375-V with 2.5-mV step size
  - Output voltage range from 0.4-V to 1.675-V with 5-mV step size
  - Output voltage range from 0.8-V to 3.35-V with 10-mV step size
- 1% output voltage accuracy
- 2.4-MHz switching frequency
- Selection by external resistor
  - Start-up output voltage
  - I<sup>2</sup>C target address
- Selection by I<sup>2</sup>C interface
  - Power save mode or forced PWM mode
  - Output discharge
  - Hiccup or latching short-circuit protection
  - Output voltage ramp speed
- Thermal pre-warning and thermal shutdown
- Power good indicator pin option with window comparator
- I<sup>2</sup>C-compatible interface up to 3.4 Mbps
- Available in 1.5-mm x 2.5-mm x 1.0-mm 9-pin QFN package with 0.5-mm pitch
- Also available in WCSP package: TPS62866, 6-A synchronous step-down converter with I2C interface in 1.05-mm x 1.78-mm WCSP package
- Create a custom design using with TPS62868/9 with the WEBENCH® Power Designer



# Typical Application

# 2 Applications

- Core supply for FPGAs, CPUs, ASICs, or video chipsets
- IP network camera
- Solid-state drives
- Optical modules
- LPDDR5 VDDQ rail supply


# 3 Description

The TPS62868 and TPS62869 devices are highfrequency synchronous step-down converters with I<sup>2</sup>C interface which provide an efficient, adaptive, and high power-density solution. At medium to heavy loads, the converter operates in PWM mode and automatically enters Power Save Mode operation at light load to maintain high efficiency over the entire load current range. The device can also be forced in PWM mode operation for smallest output voltage ripple. Together with its DCS-Control architecture, excellent load transient performance and tight output voltage accuracy are achieved. Through the I<sup>2</sup>C interface and a dedicated VID pin, the output voltage is quickly adjusted to adapt the power consumption of the load to the ever-changing performance needs of the application.

#### **Device Information**

PART NUMBE	R PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPS62868	QFN (9)	1.5 x 2.5 x 1.0 mm
TPS62869	QFIV (9)	1.3 X 2.3 X 1.0 IIIII

For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency at V<sub>IN</sub> = 3.3 V



# **Table of Contents**

1 Features	1	8.6 Register Map	19
2 Applications		9 Application and Implementation	
3 Description		9.1 Application Information	
4 Revision History		9.2 Typical Application	
5 Device Options		9.3 Typical Application – TPS6286x0A and	
6 Pin Configuration and Functions		TPS6286x0xC Devices	28
7 Specifications		10 Power Supply Recommendations	30
7.1 Absolute Maximum Ratings		11 Layout	
7.2 ESD Ratings	<u>5</u>	11.1 Layout Guidelines	
7.3 Recommended Operating Conditions	<mark>5</mark>	11.2 Layout Example	
7.4 Thermal Information	<mark>5</mark>	12 Device and Documentation Support	32
7.5 Electrical Characteristics	7	12.1 Device Support	
7.6 I <sup>2</sup> C InterfaceTiming Characteristics	8	12.2 Documentation Support	
7.7 Typical Characteristics	11	12.3 Support Resources	32
8 Detailed Description	12	12.4 Receiving Notification of Documentation Updates	. 32
8.1 Overview		12.5 Trademarks	32
8.2 Functional Block Diagram	12	12.6 Glossary	32
8.3 Feature Description	12	12.7 Electrostatic Discharge Caution	32
8.4 Device Functional Modes	14	13 Mechanical, Packaging, and Orderable	
8.5 Programming	16	Information	32

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (December 2020) to Revision B (July 2021)	Page
•	Globally changed instances of legacy terminology to controller and target where I <sup>2</sup> C is mentioned	1
•	Corrected start-up output voltage for TPS6286xxxC device variants in <i>Device Options</i> table	
•	Changed "VID" to "VSET/VID" in Device Options table	3
•	Added inductor values to Recommended Operating Conditons table	
•	Corrected number of pins in Thermal Information table	
•	Added quiescent current specification for TPS6286x0A/C devices in <i>Electrical Characteristics</i> table	<mark>7</mark>
•	Changed high-level input voltage threshold in <i>Electrical Characteristics table</i>	
•	Added separate enable delay time parameter for TPS6286x0C device variants	
•	Added footnote	
•	Added power-good deglitch block to Functional Block Diagram	12
•	Added 100% Duty Cycle Mode Operation section	
•	Added section describing the start-up output voltage for TPS6286xxC device variants	
•	Corrected value of C1 in List of Components table	
•	Updated data in <i>Thermal Derating</i> plot for V <sub>OUT</sub> = 1.675 V	
•	Added typical application example for TPS6286x0A and TPS6286x0xC device variants	
•	Changed Layout Example image	
С	hanges from Revision * (September 2020) to Revision A (December 2020)	Page
•	Changed device status from Advance Information to Production Data	1



# **5 Device Options**

PART NUMBER <sup>(1)</sup>	FULL OUTPUT VOLTAGE RANGE	START-UP OUTPUT VOLTAGE	DVS STEP SIZE	OUTPUT CURRENT	VSET/VID OR PG PIN		
TPS62868 <b>0A</b> RQY	0.2 V to 0.8375 V	0.2 V to 0.575 V, Selectable	2.5 mV		VSET/VID		
TPS62868 <b>00C</b> RQY	0.2 V to 0.6373 V	0.5 V	2.5 1110	4 A	PG		
TPS62868 <b>1A</b> RQY	0.4 V to 1.675 V	0.4 V to 1.15 V, Selectable	5 mV		VSET/VID		
TPS62868 <b>10C</b> RQY	0.4 V to 1.675 V	0.9 V	21110		4 A	IIIV 4A	PG
TPS62868 <b>2A</b> RQY	0.9 \/ to 2.25 \/	0.8 V to 2.3 V, Selectable	10 mV		VSET/VID		
TPS62868 <b>20C</b> RQY	0.8 V to 3.35 V	1.2 V	10 1110		PG		
TPS62869 <b>0A</b> RQY	0.2 V to 0.8375 V	0.2 V to 0.575 V, Selectable	2.5 mV		VSET/VID		
TPS62869 <b>00C</b> RQY	0.2 V to 0.6375 V	0.5 V	2.5 1110	2.5 1110		PG	
TPS62869 <b>1A</b> RQY	0.4 V to 1.675 V	0.4 V to 1.15 V, Selectable	5 mV	6 A	VSET/VID		
TPS62869 <b>10C</b> RQY	0.4 V to 1.675 V	0.9 V	51110	0 A	PG		
TPS62869 <b>2A</b> RQY	0.8 V to 3.35 V	0.8 V to 2.3 V, Selectable	10 mV	1	VSET/VID		
TPS62869 <b>20C</b> RQY	0.0 V 10 3.33 V	1.2 V	10 1110		PG		

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.



# **6 Pin Configuration and Functions**




Figure 6-1. 9-Pin RQY QFN Package (Top View)

Table 6-1. Pin Functions

	PIN	DESCRIPTION
NAME	NO.	DESCRIPTION
AGND	1	Analog ground pin
VSET/VID	9	Start-up output voltage and device address selection pin. An external resistor must be connected.  After start-up, the pin can be used to select the V <sub>OUT</sub> registers for the output voltage (Low = V <sub>OUT</sub> register 1; high = V <sub>OUT</sub> register 2). See Section 8.4.4. This pin is pulled to GND when the device is in shutdown.  The function after start-up depends on the device option. See the Device Options.
PG	9	Power-good open-drain output pin. The pullup resistor can be connected to voltages up to 5.5 V. If unused, leave it floating. This pin is pulled to GND when the device is in shutdown. The function after start-up depends on the device option. See <i>Section 5</i> .
VOS	8	Output voltage sense pin. This pin must be directly connected to the output capacitor.
PGND	2	Power ground pin
SW	7	Switch pin of the power stage
VIN	3	Power supply input voltage pin
EN	4	Device enable pin. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. Do not leave floating.
SDA	5	I <sup>2</sup> C serial data pin. Do not leave it floating. Connect it to AGND if not used.
SCL	6	I <sup>2</sup> C serial clock pin. Do not leave it floating. Connect it to AGND if not used.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# 7 Specifications

# 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN, EN, SDA, SCL, VOS, VSET/VID, VSET/PG	-0.3	6	
Voltage <sup>(2)</sup>	SW (DC)	-0.3	V <sub>IN</sub> + 0.3	V
	SW (AC, less than 10ns) <sup>(3)</sup>	-2.5	10	
I <sub>SOURCE_PG</sub>	Source current at VSET/PG		1	mA
I <sub>SINK_SDA,SCL</sub>	Sink current at SDA, SCL		2	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to network ground terminal.
- (3) While switching.

### 7.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	put voltage			5.5	V
t <sub>F_VIN</sub>	Falling transition time at VIN	Falling transition time at VIN <sup>(1)</sup>			10	mV/μs
	Output current, TPS62868 (2		0		4	۸
OUT	Output current, TPS62869 (3)		0		6	A
		TPS628680x, TPS628690x		110		
L	Output inductor	TPS628681x, TPS628682x, TPS628691x, TPS628692x		220		nH
T <sub>J</sub>	Junction temperature		-40		125	°C

- (1) The falling slew rate of V<sub>IN</sub> should be limited if V<sub>IN</sub> goes below V<sub>UVLO</sub>.
- (2) Lifetime is reduced when operating continuously at 4-A output current and the junction temperature is higher than 105 °C.
- (3) Lifetime is reduced when operating continuously at 6-A output current and the junction temperature is higher than 85 °C.

### 7.4 Thermal Information

		TPS62868/ TI		
THERMAL METRIC <sup>(1)</sup>		JEDEC 51-7	TPS62869RQYEVM-118	UNIT
		9 PINS	9 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	90.9	60.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	68.2	n/a <sup>(2)</sup>	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.0	n/a <sup>(2)</sup>	°C/W



		TPS62868/ TI		
THERMAL METRIC <sup>(1)</sup>		JEDEC 51-7	TPS62869RQYEVM-118	UNIT
		9 PINS	9 PINS	
$\Psi_{JT}$	Junction-to-top characterization parameter	1.9	3.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	24.7	31.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

<sup>(2)</sup> Not applicable to an EVM.



# 7.5 Electrical Characteristics

T<sub>1</sub> = -40 °C to 125 °C, and V<sub>IN</sub> = 2.4 V to 5.5 V. Typical values are at T<sub>1</sub> = 25 °C and V<sub>IN</sub> = 5 V. unless otherwise noted.

	PARAMETER	र	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY							
Ι <sub>Q</sub>	Quiescent current	TPS6286x1A/C, TPS6286x2A/C	EN = High, no load, device not switching		4	10	μA
ų.		TPS6286x0A/C			9	15	•
I <sub>Q_VOS</sub>	Operating quiescent cu	urrent into VOS pin	EN = High, no load, device not switching, V <sub>VOS</sub> = 1.8 V		18		μΑ
I <sub>SD</sub>	Shutdown current		EN = Low, T <sub>J</sub> = -40°C to 85°C		0.24	1	μA
V	Undervoltage lockout t	hrashald	V <sub>IN</sub> rising	2.2	2.3	2.4	V
V <sub>UVLO</sub>	Officer voltage lockout t	niesnoid	V <sub>IN</sub> falling	2.1	2.2	2.3	V
т	Thermal warning thres	hold	T <sub>J</sub> rising		130		°C
$T_JW$	Thermal warning hyste	resis	T <sub>J</sub> falling		20		°C
T	Thermal shutdown three	eshold	T <sub>J</sub> rising		150		°C
$T_{JSD}$	Thermal shutdown hys	teresis	T <sub>J</sub> falling		20		°C
LOGIC II	NTERFACE EN, SDA, S	CL					
V <sub>IH</sub>	High-level input thresh SCL, SDA, VSET/VID	old voltage at EN,		0.84			V
$V_{IL}$	Low-level input thresholds SCL, SDA, VSET/VID	old voltage at EN,				0.4	V
I <sub>SCL,LKG</sub>	Input leakage current in	nto SCL pin			0.01	8.0	μΑ
I <sub>SDA,LKG</sub>	Input leakage current in	nto SDA pin			0.01	0.1	μΑ
I <sub>EN,LKG</sub>	Input leakage current in	nto EN pin			0.01	0.1	μΑ
C <sub>SCL</sub>	Parasitic capacitance a	at SCL			1		pF
C <sub>SDA</sub>	Parasitic capacitance a	at SDA			2.4		pF
STARTU	P, POWER GOOD						
t <sub>Delay</sub>	Enable delay time	TPS6286xA	Time from EN high to device starts switching, R1 = $249k\Omega$	420	700	1100	μs
,		TPS6286x0C	Time from EN high to device starts switching	100	350	900	
t <sub>Ramp</sub>	Output voltage ramp tii	me	Time from device starts switching to power good	0.85	1	1.5	ms
\/	Power good lower thre	shold <sup>(1)</sup>	V <sub>VOS</sub> referenced to V <sub>OUT</sub> nominal	85	91	96	%
$V_{PG}$	Power good upper three	shold	V <sub>VOS</sub> referenced to V <sub>OUT</sub> nominal	103	111	120	%
t <sub>PG,DLY</sub>	Power good deglitch de	elay	Rising and falling edges		34		μs
OUTPUT	7						
	Outrot valta na a sauna		FPWM, no Load, T <sub>J</sub> = 0°C to 85°C	-1		1	%
V <sub>OUT</sub>	Output voltage accurac	Зу	FPWM, no Load	-2		2	%
I <sub>VOS,LKG</sub>	Input leakage current in	nto VOS pin	EN = Low, Output discharge disabled, V <sub>VOS</sub> = 1.8 V, TPS6286x1A/C		0.2	2.5	μΑ
R <sub>DIS</sub>	Output discharge resistor at VOS pin			1	3.5		Ω
	Load regulation		V <sub>OUT</sub> = 0.9 V, FPWM		0.04		%/A
POWER	SWITCH		1				
_	High-side FET on-resis	stance			11		mΩ
R <sub>DS(on)</sub>	Low-side FET on-resis	tance			10.5		mΩ
			TPS62868	5	5.5	6	Α
	High-side FET forward	current limit	TPS62869	7	7.7	8.5	Α
I <sub>LIM</sub>			TPS62868		4.5		Α
•	Low-side FET forward	current limit	TPS62869		6.5		Α
	Low-side FET negative	current limit	TPS62868, TPS62869		-3		Α
	13	<u> </u>					



 $T_J$  = -40 °C to 125 °C, and  $V_{IN}$  = 2.4 V to 5.5 V. Typical values are at  $T_J$  = 25 °C and  $V_{IN}$  = 5 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SW</sub>	PWM switching frequency	I <sub>OUT</sub> = 1 A, V <sub>OUT</sub> = 0.9 V		2.4		MHz

<sup>(1)</sup> TPS6286x0A and TPS6286x00C device variants do not have a lower PG threshold. In these device variants the PG signal is high if the start-up ramp is complete and the output voltage is below the upper PG threshold.

# 7.6 I<sup>2</sup>C InterfaceTiming Characteristics

	PARAMETER (1) (2)	TEST CONDITIONS	MIN MAX	UNIT
f <sub>(SCL)</sub>	SCL Clock Frequency	Standard mode	100	kHz
f <sub>(SCL)</sub>	SCL Clock Frequency	Fast mode	400	kHz
f <sub>(SCL)</sub>	SCL Clock Frequency	Fast mode plus	1	MHz
f <sub>(SCL)</sub>	SCL Clock Frequency	High-speed mode (write operation), C <sub>B</sub> – 100 pF max	3.4	MHz
f <sub>(SCL)</sub>	SCL Clock Frequency	High-speed mode (read operation), C <sub>B</sub> – 100 pF max	3.4	MHz
f <sub>(SCL)</sub>	SCL Clock Frequency	High-speed mode (write operation), C <sub>B</sub> – 400 pF max	1.7	MHz
f <sub>(SCL)</sub>	SCL Clock Frequency	High-speed mode (read operation), C <sub>B</sub> – 400 pF max	1.7	MHz
t <sub>BUF</sub>	Bus Free Time Between a STOP and START Condition	Standard mode	4.7	μs
t <sub>BUF</sub>	Bus Free Time Between a STOP and START Condition	Fast mode	1.3	μs
t <sub>BUF</sub>	Bus Free Time Between a STOP and START Condition	Fast mode plus	0.5	μs
t <sub>HD</sub> , t <sub>STA</sub>	Hold Time (Repeated) START condition	Standard mode	4	μs
t <sub>HD</sub> , t <sub>STA</sub>	Hold Time (Repeated) START condition	Fast mode	600	ns
t <sub>HD</sub> , t <sub>STA</sub>	Hold Time (Repeated) START condition	Fast mode plus	260	ns
t <sub>HD</sub> , t <sub>STA</sub>	Hold Time (Repeated) START condition	High-speed mode	160	ns
t <sub>LOW</sub>	LOW Period of the SCL Clock	Standard mode	4.7	μs
t <sub>LOW</sub>	LOW Period of the SCL Clock	Fast mode	1.3	μs
t <sub>LOW</sub>	LOW Period of the SCL Clock	Fast mode plus	0.5	μs
t <sub>LOW</sub>	LOW Period of the SCL Clock	High-speed mode, C <sub>B</sub> – 100 pF max	160	ns
t <sub>LOW</sub>	LOW Period of the SCL Clock	High-speed mode, C <sub>B</sub> – 400 pF max	320	ns
t <sub>HIGH</sub>	HIGH Period of the SCL Clock	Standard mode	4	μs
t <sub>HIGH</sub>	HIGH Period of the SCL Clock	Fast mode	600	ns
t <sub>HIGH</sub>	HIGH Period of the SCL Clock	Fast mode plus	260	ns
t <sub>HIGH</sub>	HIGH Period of the SCL Clock	High-speed mode, C <sub>B</sub> – 100 pF max	60	ns
HIGH	HIGH Period of the SCL Clock	High-speed mode, C <sub>B</sub> – 400 pF max	120	ns
t <sub>SU</sub> , t <sub>STA</sub>	Setup Time for a Repeated START Condition	Standard mode	4.7	μs
t <sub>SU</sub> , t <sub>STA</sub>	Setup Time for a Repeated START Condition	Fast mode	600	ns
t <sub>SU</sub> , t <sub>STA</sub>	Setup Time for a Repeated START Condition	Fast mode plus	260	ns
t <sub>SU</sub> , t <sub>STA</sub>	Setup Time for a Repeated START Condition	High-speed mode	160	ns
t <sub>SU</sub> , t <sub>DAT</sub>	Data Setup Time	Standard mode	250	ns
t <sub>SU</sub> , t <sub>DAT</sub>	Data Setup Time	Fast mode	100	ns
t <sub>SU</sub> , t <sub>DAT</sub>	Data Setup Time	Fast mode plus	50	ns
t <sub>SU</sub> , t <sub>DAT</sub>	Data Setup Time	High-speed mode	10	ns

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



www.ti.com

Date		PARAMETER (1) (2)	TEST CONDITIONS	MIN	MAX	UNIT
Part   Data Hold Time	t <sub>HD</sub> , t <sub>DAT</sub>	Data Hold Time	Standard mode	0	3.45	μs
Data Hold Time	t <sub>HD</sub> , t <sub>DAT</sub>	Data Hold Time	Fast mode	0	0.9	μs
Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal   Fist mode   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> – 400 pF max   20   160   ns   160	t <sub>HD</sub> , t <sub>DAT</sub>	Data Hold Time	Fast mode plus	0		μs
Rise Time of SCL Signal   Fast mode   20+	t <sub>HD</sub> , t <sub>DAT</sub>	Data Hold Time	High-speed mode, C <sub>B</sub> – 100 pF max	0	70	ns
Rise Time of SCL Signal   Fast mode   0.1 Cg   300   ns     Rise Time of SCL Signal   Fast mode   0.1 Cg   300   ns     Rise Time of SCL Signal   High-speed mode, Cg = 100 pF max   10   40   ns     Rise Time of SCL Signal   High-speed mode, Cg = 400 pF max   20   80   ns     Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal	t <sub>HD</sub> , t <sub>DAT</sub>	Data Hold Time	High-speed mode, C <sub>B</sub> – 400 pF max	0	150	ns
Rise Time of SCL Signal   Fast mode	t <sub>RCL</sub>	Rise Time of SCL Signal	Standard mode		1000	ns
Rise Time of SCL Signal   High-speed mode, C <sub>B</sub> – 100 pF max   10   40   ns	t <sub>RCL</sub>	Rise Time of SCL Signal	Fast mode		300	ns
Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After an Acknowledge BIT   Rise Time of SCL Signal After an Acknowledge BIT   Rise Time of SCL Signal After an Acknowledge BIT   Rise Time of SCL Signal After an Acknowledge BIT   Rise Time of SCL Signal After an Acknowledge BIT   Rise Time of SCL Signal   Standard mode   C <sub>B</sub> = 400 pF max   20   160   Ins   Rise Time of SCL Signal   Fast mode   Rise Time of SCL Signal   Fast mode   Rise Time of SCL Signal   Fast mode   Rise Time of SCL Signal   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 100 pF max   10   40   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 400 pF max   20   80   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 400 pF max   20   80   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 400 pF max   20   80   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 400 pF max   20   160   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 100 pF max   10   80   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 100 pF max   10   80   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 400 pF max   10   80   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 400 pF max   10   80   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 400 pF max   10   80   Ins   Rise Time of SCL Signal   Righ-speed mode, C <sub>B</sub> = 400 pF max   10   80   Ins	t <sub>RCL</sub>	Rise Time of SCL Signal	Fast mode plus		120	ns
Rical   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT   Righ-speed mode, C <sub>B</sub> – 400 pF max   20	t <sub>RCL</sub>	Rise Time of SCL Signal	High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
Rice   Time of SCL Signal After a   Repeated START Condition and After an Acknowledge BIT   Rest mode   Repeated START Condition and After an Acknowledge BIT   Rise Time of SCL Signal After an Acknowledge BIT   Repeated START Condition and After an Acknowledge BIT   Repeated START Condition   Repeated START Conditi	t <sub>RCL</sub>	Rise Time of SCL Signal	High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
Repeated START Condition and After an Acknowledge BIT   Fast mode   Standard	t <sub>RCL1</sub>	Repeated START Condition and After	Standard mode		1000	ns
Repeated START Condition and After an Acknowledge BIT	t <sub>RCL1</sub>	Repeated START Condition and After	Fast mode		300	ns
RRCL1         Repeated START Condition and After an Acknowledge BIT         High-speed mode, C <sub>B</sub> – 100 pF max an Acknowledge BIT         10         80         ns           RRCL1         Rise Time of SCL Signal After an Repeated START Condition and After an Acknowledge BIT         High-speed mode, C <sub>B</sub> – 400 pF max         20         160         ns           FCL         Fall Time of SCL Signal         Standard mode         300         ns           FCL         Fall Time of SCL Signal         Fast mode         300         ns           FCL         Fall Time of SCL Signal         Fast mode plus         120         ns           FCL         Fall Time of SCL Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         40         ns           FCL         Fall Time of SCL Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         80         ns           RDA         Rise Time of SCL Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         80         ns           RDA         Rise Time of SDA Signal         Fast mode         20 + 0.1 C <sub>B</sub> 300         ns           RDA         Rise Time of SDA Signal         Fast mode plus         10         80         ns           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         <	t <sub>RCL1</sub>	Repeated START Condition and After	Fast mode plus		120	ns
RECL1         Repeated START Condition and After an Acknowledge BIT         High-speed mode, C <sub>B</sub> – 400 pF max         20         160         ns           FGL         Fall Time of SCL Signal         Standard mode         20 + 0.1 C <sub>B</sub> 300         ns           FGL         Fall Time of SCL Signal         Fast mode         300         ns           FGL         Fall Time of SCL Signal         Fast mode plus         120         ns           FGL         Fall Time of SCL Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         40         ns           FGL         Fall Time of SCL Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         80         ns           RDA         Rise Time of SDA Signal         Standard mode         1000         ns           RDA         Rise Time of SDA Signal         Fast mode         20 + 0.1 C <sub>B</sub> 300         ns           RDA         Rise Time of SDA Signal         Fast mode plus         120         ns         ns           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         80         ns           RDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         160         ns           FDA         Fall Tim	t <sub>RCL1</sub>	Repeated START Condition and After	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
Fall Time of SCL Signal   Fast mode   0.1 C <sub>B</sub>   300   ns	t <sub>RCL1</sub>	Repeated START Condition and After	High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
Fol.         Fall Time of SCL Signal         Fast mode plus         120         ns           Fol.         Fall Time of SCL Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         40         ns           Fol.         Fall Time of SCL Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         80         ns           RDA         Rise Time of SDA Signal         Standard mode         1000         ns           RDA         Rise Time of SDA Signal         Fast mode         20+ 0.1 C <sub>B</sub> 300         ns           RDA         Rise Time of SDA Signal         Fast mode plus         120         ns           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         80         ns           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         160         ns           FDA         Fall Time of SDA Signal         Fast mode         20+ 0.1 C <sub>B</sub> 300         ns           FDA         Fall Time of SDA Signal         Fast mode plus         120         ns           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         80         ns           FDA         Fall Time of SDA Signal         High-speed mode,	t <sub>FCL</sub>	Fall Time of SCL Signal	Standard mode	-	300	ns
FCL Fall Time of SCL Signal High-speed mode, $C_B - 100  \mathrm{pF}  \mathrm{max}$ 10 40 ns FCL Fall Time of SCL Signal High-speed mode, $C_B - 400  \mathrm{pF}  \mathrm{max}$ 20 80 ns RRDA Rise Time of SDA Signal Standard mode 1000 ns RRDA Rise Time of SDA Signal Fast mode 20+0.1 $C_B$ 300 ns RRDA Rise Time of SDA Signal Fast mode 120 ns RRDA Rise Time of SDA Signal High-speed mode, $C_B - 100  \mathrm{pF}  \mathrm{max}$ 10 80 ns RRDA Rise Time of SDA Signal High-speed mode, $C_B - 100  \mathrm{pF}  \mathrm{max}$ 10 80 ns RRDA Rise Time of SDA Signal High-speed mode, $C_B - 400  \mathrm{pF}  \mathrm{max}$ 20 160 ns RRDA Fall Time of SDA Signal Standard mode 300 ns RRDA Fall Time of SDA Signal Fast mode 20+0.1 $C_B$ 300 ns RRDA Fall Time of SDA Signal Fast mode 120 ns Fall Time of SDA Signal Fast mode 120 ns Fall Time of SDA Signal High-speed mode, $C_B - 100  \mathrm{pF}  \mathrm{max}$ 10 80 ns RRDA Fall Time of SDA Signal Fast mode 120 ns Fall Time of SDA Signal High-speed mode, $C_B - 100  \mathrm{pF}  \mathrm{max}$ 10 80 ns RRDA Fall Time of SDA Signal High-speed mode, $C_B - 100  \mathrm{pF}  \mathrm{max}$ 10 80 ns RRDA Fall Time of SDA Signal High-speed mode, $C_B - 100  \mathrm{pF}  \mathrm{max}$ 10 80 ns RRDA Fall Time of SDA Signal High-speed mode, $C_B - 100  \mathrm{pF}  \mathrm{max}$ 10 80 ns SU, 1870 Setup Time of STOP Condition Standard mode 4 $\mathrm{ps}  \mathrm{sup}  \mathrm{sup} $	t <sub>FCL</sub>	Fall Time of SCL Signal	Fast mode		300	ns
FCL         Fall Time of SCL Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         80         ns           RDA         Rise Time of SDA Signal         Standard mode         1000         ns           RDA         Rise Time of SDA Signal         Fast mode         20 + 0.1 C <sub>B</sub> 300         ns           RDA         Rise Time of SDA Signal         Fast mode plus         120         ns           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         80         ns           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         160         ns           RDA         Fall Time of SDA Signal         Fast mode         300         ns           FDA         Fall Time of SDA Signal         Fast mode plus         120         ns           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         80         ns           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         80         ns           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         160         ns           SU, IsTO         Setup Time of STOP Condition <td< td=""><td>t<sub>FCL</sub></td><td>Fall Time of SCL Signal</td><td>Fast mode plus</td><td></td><td>120</td><td>ns</td></td<>	t <sub>FCL</sub>	Fall Time of SCL Signal	Fast mode plus		120	ns
RDA         Rise Time of SDA Signal         Standard mode         1000         ns           RDA         Rise Time of SDA Signal         Fast mode         20 + 0.1 C <sub>B</sub> 300         ns           RDA         Rise Time of SDA Signal         Fast mode plus         120         ns           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         80         ns           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         160         ns           FDA         Fall Time of SDA Signal         Fast mode         300         ns           FDA         Fall Time of SDA Signal         Fast mode plus         120         ns           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10         80         ns           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         10         80         ns           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20         160         ns           FDA         Fall Time of STOP Condition         Standard mode         4         µs           FDA         Setup Time of STOP Condition         Fast mode plus         260	t <sub>FCL</sub>	Fall Time of SCL Signal	High-speed mode, C <sub>B</sub> – 100 pF max	10	40	ns
RDA         Rise Time of SDA Signal         Fast mode         20 + 0.1 C <sub>B</sub> cm         300 ms           RDA         Rise Time of SDA Signal         Fast mode plus         120 ms           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10 80 ms           RDA         Rise Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20 160 ms           FDA         Fall Time of SDA Signal         Standard mode         300 ms           FDA         Fall Time of SDA Signal         Fast mode plus         120 ms           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 100 pF max         10 80 ms           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20 160 ms           FDA         Fall Time of SDA Signal         High-speed mode, C <sub>B</sub> – 400 pF max         20 160 ms           FDA         Fall Time of STOP Condition         Standard mode         4 µs           FDA         Fall Time of STOP Condition         Fast mode         600 ms           FDA         Fall Time of STOP Condition         Fast mode         600 ms           FDA         Fast mode         600 ms         ms           FDA         Fast mode plus         260 ms           FDA         Fast mode p	t <sub>FCL</sub>	Fall Time of SCL Signal	High-speed mode, C <sub>B</sub> – 400 pF max	20	80	ns
RISE TIME of SDA Signal   Fast mode   0.1 C <sub>B</sub>   300   ns	t <sub>RDA</sub>	Rise Time of SDA Signal	Standard mode		1000	ns
Rise Time of SDA Signal High-speed mode, C <sub>B</sub> – 100 pF max 10 80 ns RDA Rise Time of SDA Signal High-speed mode, C <sub>B</sub> – 400 pF max 20 160 ns RDA Fall Time of SDA Signal Standard mode 300 ns RDA Fall Time of SDA Signal Fast mode 20 + 0.1 C <sub>B</sub> 300 ns RDA Fall Time of SDA Signal Fast mode Plus 120 ns RDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 100 pF max 10 80 ns RDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 100 pF max 20 160 ns RDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 400 pF max 20 160 ns RDA Fall Time of SDA Signal Fast mode 600 ns SU, tSTO Setup Time of STOP Condition Fast mode 600 ns SU, tSTO Setup Time of STOP Condition Fast mode 160 ns SU, tSTO Setup Time of STOP Condition Fast mode plus 260 ns SU, tSTO Setup Time of STOP Condition Fast mode plus 260 ns SU, tSTO Setup Time of STOP Condition High-Speed mode 160 ns SU, tSTO Setup Time of STOP Condition High-Speed mode 160 ns SU, tSTO Setup Time of STOP Condition Fast mode plus 260 ns SU, tSTO Setup Time of STOP Condition Fast mode plus 260 ns SU, tSTO Setup Time of STOP Condition Fast mode plus 260 ns SU, tSTO Setup Time of STOP Condition Fast mode plus 260 ns SU, tSTO Setup Time of STOP Condition Fast mode 400 pF CDB Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>RDA</sub>	Rise Time of SDA Signal	Fast mode		300	ns
RDA Rise Time of SDA Signal High-speed mode, C <sub>B</sub> – 400 pF max 20 160 ns FDA Fall Time of SDA Signal Standard mode 300 ns FDA Fall Time of SDA Signal Fast mode 20 160 ns FDA Fall Time of SDA Signal Fast mode 120 ns FDA Fall Time of SDA Signal Fast mode plus 120 ns FDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 100 pF max 10 80 ns FDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 400 pF max 20 160 ns FDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 400 pF max 20 160 ns FDA Setup Time of STOP Condition Standard mode 4 µs FDA Setup Time of STOP Condition Fast mode 600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode plus 160 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns FDA SETUP Time of STOP Condition Fast mode 1600 ns	t <sub>RDA</sub>	Rise Time of SDA Signal	Fast mode plus		120	ns
FDA Fall Time of SDA Signal Standard mode 300 ns FDA Fall Time of SDA Signal Fast mode 20 + 0.1 C <sub>B</sub> 300 ns FDA Fall Time of SDA Signal Fast mode plus 120 ns FDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 100 pF max 10 80 ns FDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 400 pF max 20 160 ns FDA Fall Time of STOP Condition Standard mode 4 µs FDA Setup Time of STOP Condition Fast mode 600 ns FDA SU, t <sub>STO</sub> Setup Time of STOP Condition Fast mode 600 ns FDA SU, t <sub>STO</sub> Setup Time of STOP Condition Fast mode 1600 ns FDA SU, t <sub>STO</sub> Setup Time of STOP Condition Fast mode 1600 ns FDA SETUP TIME of STOP Condition Fast mode 1600 ns FDA SU, t <sub>STO</sub> Setup Time of STOP Condition Fast mode 1600 ns FDA SETUP TIME of STOP Condition Fast mode 1600 ns FDA SETUP TIME of STOP Condition High-Speed mode 1600 ns FDA SETUP TIME of STOP Condition High-Speed mode 1600 ns FDA SETUP TIME of STOP Condition High-Speed mode 1600 ns FDA SETUP TIME of STOP Condition High-Speed mode 1600 ns FDA SETUP TIME of STOP CONDITION High-Speed mode 1600 ns FDA SETUP TIME of STOP CONDITION High-Speed mode 1600 ns FDA SETUP TIME of STOP CONDITION High-Speed mode 1600 ns	t <sub>RDA</sub>	Rise Time of SDA Signal	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
Fall Time of SDA Signal Fast mode Fa	t <sub>RDA</sub>	Rise Time of SDA Signal	High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
Fast mode 0.1 C <sub>B</sub> 300 ns  Fast mode 0.1 C <sub>B</sub> 300 ns  Fast mode 0.1 C <sub>B</sub> 300 ns  Fast mode plus 120 ns  Fast mode plus 10 80 ns  Fast prize of STOP Condition Standard mode 10 ps  Fast mode 10 ps  Fast mode 10 ps  Fast mode plus 10 ps  Fast mode plus 10 ps  Fast mode 10 ps  Fast mode 10 ps  Capacitive Load for SDA and SCL Standard mode 10 ps  Fast mode 10 ps	t <sub>FDA</sub>	Fall Time of SDA Signal	Standard mode		300	ns
FDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 100 pF max 10 80 ns FDA Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 400 pF max 20 160 ns SU, t <sub>STO</sub> Setup Time of STOP Condition Standard mode 4 µs SU, t <sub>STO</sub> Setup Time of STOP Condition Fast mode 600 ns SU, t <sub>STO</sub> Setup Time of STOP Condition Fast mode 900 ns SU, t <sub>STO</sub> Setup Time of STOP Condition Fast mode 160 ns SU, t <sub>STO</sub> Setup Time of STOP Condition High-Speed mode 160 ns C <sub>B</sub> Capacitive Load for SDA and SCL Standard mode 400 pF C <sub>B</sub> Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>FDA</sub>	Fall Time of SDA Signal	Fast mode		300	ns
Fall Time of SDA Signal High-speed mode, C <sub>B</sub> – 400 pF max 20 160 ns Su, t <sub>STO</sub> Setup Time of STOP Condition Standard mode 4 µs Su, t <sub>STO</sub> Setup Time of STOP Condition Fast mode 600 ns Su, t <sub>STO</sub> Setup Time of STOP Condition Fast mode plus 260 ns Su, t <sub>STO</sub> Setup Time of STOP Condition High-Speed mode 160 ns C <sub>B</sub> Capacitive Load for SDA and SCL Standard mode 400 pF C <sub>B</sub> Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>FDA</sub>	Fall Time of SDA Signal	Fast mode plus		120	ns
Su, tsto Setup Time of STOP Condition Standard mode 4 µs Su, tsto Setup Time of STOP Condition Fast mode 600 ns Su, tsto Setup Time of STOP Condition Fast mode plus 260 ns Su, tsto Setup Time of STOP Condition High-Speed mode 160 ns CB Capacitive Load for SDA and SCL Standard mode 400 pF CB Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>FDA</sub>	Fall Time of SDA Signal	High-speed mode, C <sub>B</sub> – 100 pF max	10	80	ns
Sul, tsto Setup Time of STOP Condition Fast mode 600 ns Sul, tsto Setup Time of STOP Condition Fast mode plus 260 ns Sul, tsto Setup Time of STOP Condition High-Speed mode 160 ns CB Capacitive Load for SDA and SCL Standard mode 400 pF CB Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>FDA</sub>	Fall Time of SDA Signal	High-speed mode, C <sub>B</sub> – 400 pF max	20	160	ns
Su, tsto Setup Time of STOP Condition Fast mode plus 260 ns Su, tsto Setup Time of STOP Condition High-Speed mode 160 ns Capacitive Load for SDA and SCL Standard mode 400 pF Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>SU,</sub> t <sub>STO</sub>	Setup Time of STOP Condition	Standard mode	4		μs
Sul, tsto Setup Time of STOP Condition High-Speed mode 160 ns CB Capacitive Load for SDA and SCL Standard mode 400 pF CB Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>SU,</sub> t <sub>STO</sub>	Setup Time of STOP Condition	Fast mode	600		ns
CB Capacitive Load for SDA and SCL Standard mode 400 pF CB Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>SU,</sub> t <sub>STO</sub>	Setup Time of STOP Condition	Fast mode plus	260		ns
C <sub>B</sub> Capacitive Load for SDA and SCL Fast mode 400 pF	t <sub>SU,</sub> t <sub>STO</sub>	Setup Time of STOP Condition	High-Speed mode	160		ns
C <sub>B</sub> Capacitive Load for SDA and SCL Fast mode 400 pF	Св	Capacitive Load for SDA and SCL	Standard mode		400	pF
C <sub>R</sub> Capacitive Load for SDA and SCL Fast mode plus 550 pF	СВ	Capacitive Load for SDA and SCL	Fast mode		400	pF
-D	Св	Capacitive Load for SDA and SCL	Fast mode plus		550	pF




PARAMETER (1) (2)		TEST CONDITIONS		MAX	UNIT
C <sub>B</sub>	Capacitive Load for SDA and SCL	High-Speed mode		400	pF

- All values referred to  $V_{IL}$  MAX and  $V_{IH}$  MIN levels in ELECTRICAL CHARACTERISTICS table. For bus line loads  $C_B$  between 100 pF and 400 pF, the timing parameters must be linearly interpolated.



# 7.7 Typical Characteristics






# **8 Detailed Description**

### 8.1 Overview

The DCS-Control™ topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 2.4 MHz, having a controlled frequency variation over the input voltage range. Because DCS-Control supports both operation modes (PWM and PFM) within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage. The devices offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple.

## 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Power Save Mode

As the load current decreases, the device enters Power Save Mode (PSM) operation. PSM occurs when the inductor current becomes discontinuous, which is when it reaches 0 A during a switching cycle. Power Save Mode is based on a fixed on-time architecture, as shown in Equation 1.

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 416 \text{ns} \tag{1}$$

In Power Save Mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor or inductor value.

When  $V_{IN}$  decreases to typically 15% above the  $V_{OUT}$ , the TPS6286x does not enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.

#### 8.3.2 Forced PWM Mode

With I<sup>2</sup>C, set the device in forced PWM (FPWM) mode by the CONTROL register. The device switches at 2.4 MHz, even with a light load. This reduces the output voltage ripple and allows simple filtering of the switching frequency for noise-sensitive applications. Efficiency at light load is lower in FPWM mode.

### 8.3.3 100% Duty Cycle Mode Operation

There is no limitation for small duty cycles since even at very low duty cycles, the switching frequency is reduced as needed to always ensure a proper regulation.

If the output voltage level comes close to the input voltage, the device enters 100% mode. While the high-side switch is constantly turned on, the low-side switch is switched off. The difference between  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  is determined by the voltage drop across the high-side MOSFET and the DC resistance of the inductor. The minimum  $V_{\text{IN}}$  that is needed to maintain a specific  $V_{\text{OUT}}$  value is estimated as:

$$V_{\text{IN,MIN}} = V_{\text{OUT}} + (R_{\text{DS(ON)}} + R_{\text{L}})I_{\text{OUT,MAX}}$$
(2)

#### where

- V<sub>IN MIN</sub> is the minimum input voltage to maintain an output voltage
- I<sub>OUT MAX</sub> is the maximum output current
- R<sub>DS(on)</sub> is the high-side FET ON-resistance
- R<sub>I</sub> is the inductor ohmic resistance (DCR)

### 8.3.4 Start-up

After enabling the device, there is an enable delay ( $t_{Delay}$ ) before the device starts switching. During this period, the device sets the internal reference voltage, and determines the start-up output voltage through the resistor connected to the VSET/VID pin. After  $t_{delay}$ , all registers can be read and written by the I<sup>2</sup>C interface.




Figure 8-1. Start-up Sequence

After the enable delay, an internal soft start-up circuitry ramps up the output voltage with a period of 1 ms ( $t_{Ramp}$ ). This avoids excessive inrush current and creates a smooth output voltage rising-slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

The device is able to start into a pre-biased output capacitor. It starts with the applied bias voltage and ramps the output voltage to its nominal value.

### 8.3.5 Switch Current Limit and HICCUP Short-Circuit Protection

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current can occur with a shorted or saturated inductor or a heavy load or shorted output circuit condition. If the inductor current reaches the threshold I<sub>IM</sub>, cycle by cycle, the high-side

MOSFET is turned off and the low-side MOSFET is turned on, while the inductor current ramps down to the low-side MOSFET current limit.

When the high-side MOSFET current limit is triggered 32 times, the device stops switching. The device then automatically re-starts, with an internal soft start-up, after a typical delay time of 128 µs has passed. This is named HICCUP short-circuit protection. The device repeats this mode until the high load condition disappears.

The HICCUP is disabled by the CONTROL register bit Enable HICCUP. Disabling HICCUP changes the overcurrent protection to latching protection. The device stops switching after the high-side MOSFET current limit is triggered 32 times. Toggling the EN pin, removing and reapplying the input voltage, or writing to the CONTROL register bit Software Enable Device unlatches the device.

### 8.3.6 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, undervoltage lockout (UVLO) is implemented when the input voltage is lower than  $V_{UVLO}$ . The device stops switching and the output voltage discharge is active (if enabled through  $I^2C$ ) when the device is in UVLO. When the input voltage recovers, the device automatically returns to operation with an internal soft start-up. During UVLO, the internal register values are kept.

The UVLO bit in the STATUS Register is set when the input voltage is less than the UVLO falling threshold. When the input voltage is below 1.8 V (typ.), all registers are reset.

### 8.3.7 Thermal Warning and Shutdown

When the junction temperature goes up to  $T_{JW}$ , the device gives a pre-warning indicator in the STATUS register. The device keeps running.

When the junction temperature exceeds  $T_{JSD}$ , the device goes into thermal shutdown, stops switching, and activates the output voltage discharge. When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically with an internal soft start-up. During thermal shutdown, the internal register values are kept.

### 8.4 Device Functional Modes

#### 8.4.1 Enable and Disable (EN)

The device is enabled by setting the EN pin to a logic High. In shutdown mode (EN = Low), the internal power switches as well as the entire control circuitry are turned off, and all the registers are reset, except for the Enable Output Discharge bit. Do not leave the EN pin floating.

In shutdown mode (EN = Low), all registers cannot be read and written by the  $I^2C$  interface.

The typical threshold value of the EN pin is 0.61 V for rising input signals, and 0.51 V for falling input signals.

The device is also enabled or disabled by setting the bit, Software Enable Device in CONTROL register while EN = High. After being disabled/enabled by this bit, the device stops switching and has a new start-up beginning with  $t_{Ramp}$ . There is no  $T_{Delay}$  time and the registers are not reset.

### 8.4.2 Output Discharge

An internal MOSFET switch smoothly discharges the output through the VOS pin in shutdown mode (EN = Low or Software Enable Device bit = 0). The output discharge is also active when the device is in thermal shutdown and UVLO.

When the Enable Output Discharge bit is set to 0, the output discharge function is disabled. The input voltage must remain higher than 1 V (typ.) to keep the output discharge function operational and the status of the Enable Output Discharge bit retained. The Enable Output Discharge bit is reset on the rising edge of the EN pin.

### 8.4.3 Start-Up Output Voltage and I<sup>2</sup>C Target Address Selection

During the ramp up period ( $t_{Ramp}$ ), the output voltage ramps to the start-up output voltage first, then ramps up or down to the new value when the value of the output register is changed by  $I^2C$  interface commands.

### 8.4.3.1 TPS6286xxA Devices

During the enable delay ( $t_{Delay}$ ), the start-up output voltage and device I<sup>2</sup>C target address are set by an external resistor connected to the VSET/VID pin through an internal R2D (resistor to digital) converter. Table 8-1 shows the options.

Table 8-1. Start-up Output Voltage and I<sup>2</sup>C Target Address Options

RESISTOR (E96 SERIES, ±1% ACCURACY) AT VSET/VID	START-UP OUTPUT VOLTAGE (TYP)	I <sup>2</sup> C TARGET ADDRESS
249 kΩ	Voltage Factor * 1.15 V	0b1000110 (0x46)
205 kΩ	Voltage Factor * 1.10 V	0b1000101 (0x45)
162 kΩ	Voltage Factor * 1.05 V	0b1000100 (0x44)
133 kΩ	Voltage Factor * 1.00 V	0b1000011 (0x43)
105 kΩ	Voltage Factor * 0.95 V	0b1000010 (0x42)
86.6 kΩ	Voltage Factor * 0.90 V	0b1000001 (0x41)
68.1 kΩ	Voltage Factor * 0.85 V	0b1001000 (0x48)
56.2 kΩ	Voltage Factor * 0.80 V	0b1001001 (0x49)
44.2 kΩ	Voltage Factor * 0.75 V	0b1001010 (0x4A)
36.5 kΩ	Voltage Factor * 0.70 V	0b1001011 (0x4B)
28.7 kΩ	Voltage Factor * 0.65 V	0b1001100 (0x4C)
23.7 kΩ	Voltage Factor * 0.60 V	0b1001101 (0x4D)
18.7 kΩ	Voltage Factor * 0.55 V	0b1001110 (0x4E)
15.4 kΩ	Voltage Factor * 0.50 V	0b1001111 (0x4F)
12.1 kΩ	Voltage Factor * 0.45 V	0b1000000 (0x40)
10 kΩ	Voltage Factor * 0.40 V	0b1000111 (0x47)

**Table 8-2. Device Option Voltage Factors** 

DEVICE OPTION	VOLTAGE FACTOR
TPS6286x <b>0</b> A	0.5
TPS6286x <b>1</b> A	1
TPS6286x <b>2</b> A	2

The R2D converter has an internal current source which applies current through the external resistor, and an internal ADC which reads back the resulting voltage level. Depending on the level, the correct start-up output voltage and I<sup>2</sup>C target address are set. Once this R2D conversion is finished, the current source is turned off to avoid current flowing through the external resistor. Ensure that there is no additional current path or capacitance greater than 30 pF from this pin to GND during R2D conversion, otherwise a false value is set.

### 8.4.3.2 TPS6286xxxC Devices

The start-up output voltage, voltage factor, and I<sup>2</sup>C target address of the TPS6286xxxC devices are factory-set according to Table 8-3.

Table 8-3. Device Option Start-Up Voltage, Voltage Factor, and I<sup>2</sup>C Target Address

DEVICE OPTION	VOLTAGE FACTOR	START-UP OUTPUT VOLTAGE	I <sup>2</sup> C TARGET ADDRESS
TPS6286x0xC	0.5	0.5 V	
TPS6286x1xC	1	0.9 V	0b1000010 (0x42)
TPS6286x2xC	2	1.2 V	

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



# 8.4.4 Select Output Voltage Registers (VID)

After the start-up period (t<sub>Startup</sub>), the output voltage can be selected between two output voltage registers by the VID pin. When VID is pulled low, the output voltage is set by Table 8-6. When VID is pulled high, the output voltage is set by Table 8-7. This is also called dynamic voltage scaling (DVS).

During an output voltage change through I<sup>2</sup>C or the VSET/VID pin, the device can be set in FPWM by the Enable FPWM Mode during Output Voltage Change bit in CONTROL register. The output voltage change speed is set by the Voltage Ramp Speed bit.

### 8.4.5 Power Good (PG)

The TPS62868 and TPS62869 families provide device options with the PG pin instead of a VSET/VID pin. Refer to Section 5 to see the according device options.

The PG pin goes high impedance once the output voltage is above 91% and less than 110% of the nominal voltage, and is driven low once the voltage is out of the range. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pullup resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

The PG has a deglitch time, before the signal goes high or low, during normal operation.

	DEVICE CONDITIONS	LOGIC	STATUS
	DEVICE CONDITIONS	HIGH	LOW
Enable	$0.91 \times V_{OUT\_NOM} \le V_{VOS} \le 1.11 \times V_{OUT\_NOM}$	√	
Lilable	$V_{VOS} < 0.91 \times V_{OUT\_NOM}$ or $V_{VOS} > 1.11 \times V_{OUT\_NOM}$		√
Shutdown	EN = Low		√
Thermal Shutdown	$T_J > T_{JSD}$		√
UVLO	1.8 V < V <sub>IN</sub> < V <sub>UVLO</sub>		√
Power Supply Removal	V <sub>IN</sub> < 1.8 V	undefined	

Table 8-4. PG Pin Logic

### 8.5 Programming

### 8.5.1 Serial Interface Description

I2C<sup>™</sup> is a 2-wire serial interface developed by Philips Semiconductor, now NXP Semiconductors. The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is *idle*, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C-compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A *controller* device, usually a microcontroller or a digital signal processor, controls the bus. The controller is responsible for generating the SCL signal and device addresses. The controller also generates specific conditions that indicate the START and STOP of data transfer. A *target* device receives or transmits data on the bus under control of the controller device, or both.

The device works as a *target* and supports the following data transfer *modes*, as defined in the I<sup>2</sup>C-Bus Specification: standard mode (100 kbps) and fast mode (400 kbps), fast mode plus (1 Mbps), and high-speed mode (3.4 Mbps). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as the input voltage remains above 1.8 V.

The data transfer protocol for standard and fast modes is exactly the same, therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from F/S-mode, and it is referred to as HS-mode.

It is recommended that the  $I^2C$  controller initiates a STOP condition on the  $I^2C$  bus after the initial power up of SDA and SCL pullup voltages to ensure reset of the  $I^2C$  engine.

#### 8.5.2 Standard-, Fast-, and Fast-Mode Plus Protocol

The controller initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 8-2. All I<sup>2</sup>C-compatible devices recognize a start condition.




Figure 8-2. START and STOP Conditions

The controller then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit  $R/\overline{W}$  on the SDA line. During all transmissions, the controller ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 8-3). All devices recognize the address sent by the controller and compare it to their internal fixed addresses. Only the target device with a matching address generates an acknowledge (see Figure 8-4) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the controller knows that communication link with a target has been established.




Figure 8-3. Bit Transfer on the Serial Interface

The controller generates further SCL cycles to either transmit data to the target ( $R/\overline{W}$  bit 0) or receive data from the target ( $R/\overline{W}$  bit 1). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the controller or by the target, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 8-2). This releases the bus and stops the communication link with the addressed target. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address.

Attempting to read data from register addresses not listed in this section results in 0x00 being read out.






Figure 8-4. Acknowledge on the I<sup>2</sup>C Bus




Figure 8-5. Bus Protocol

#### 8.5.3 HS-Mode Protocol

The controller generates a start condition followed by a valid serial byte containing HS controller code 00001XXX. This transmission is made in F/S-mode at no more than 400 kbps. No device is allowed to acknowledge the HS controller code, but all devices must recognize it and switch their internal setting to support 3.4 Mbps operation.

The controller then generates a *repeated start condition* (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the target devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions must be used to secure the bus in HS-mode.

Attempting to read data from register addresses not listed in this section results in 0x00 being read out.

### 8.5.4 I<sup>2</sup>C Update Sequence

The sequence requires a start condition, a valid  $I^2C$  target address, a register address byte, and a data byte for a single update. After the receipt of each byte, the device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid  $I^2C$  address selects the device. The device performs an update on the falling edge of the acknowledge signal that follows the LSB byte.




Figure 8-8. Data Transfer Format in HS-Mode

S = START condition Sr = REPEATED START condition

### 8.5.5 I<sup>2</sup>C Register Reset

From Target to Controller

The I<sup>2</sup>C registers can be reset by:

- Pulling the input voltage below 1.8 V (typ.)
- A high to low transition on EN
- Setting the Reset bit in the CONTROL register. When Reset is set to 1, all registers are reset to the default values and a new start-up is begun immediately. After t<sub>Delay</sub>, the I<sup>2</sup>C registers can be programmed again.

### 8.6 Register Map

Table 8-5. Register Map

REGISTER ADDRESS (HEX)	REGISTER NAME	FACTORY DEFAULT (HEX)	DESCRIPTION
0x01	V <sub>OUT</sub> Register 1	0x64	Sets the target output voltage
0x02	V <sub>OUT</sub> Register 2	0x64	Sets the target output voltage
0x03	CONTROL Register	0x6F	Sets miscellaneous configuration bits
0x05	STATUS Register	0x00	Returns status flags

### 8.6.1 Target Address Byte

7	6	5	4	3	2	1	0
1	Х	х	х	х	х	х	R/W

The target address byte is the first byte received following the START condition from the controller device. The target addresses can be assigned by an external resistor, see Table 8-1.



# 8.6.2 Register Address Byte

7	6	5	4	3	2	1	0
0	0	0	0	0	D2	D1	D0

Following the successful acknowledgment of the target address, the bus controller sends a byte to the device, which contains the address of the register to be accessed.

# 8.6.3 V<sub>OUT</sub> Register 1

Table 8-6. V<sub>OUT</sub> Register 1 Description

REGISTER ADDRESS 0X01 READ/WRITE							
BIT	FIELD	VALUE (HEX)	OUTPUT VOLTAGE (TYP)				
7:0	VO1_SET	0x00	Voltage Factor * 400 mV				
		0x01	Voltage Factor * 405 mV				
		0x64	Voltage Factor * 900 mV				
		0xFE	Voltage Factor * 1670 mV				
		0xFF	Voltage Factor * 1675 mV				

# 8.6.4 V<sub>OUT</sub> Register 2

Table 8-7. V<sub>OUT</sub> Register 2 Description

REGISTER ADDRESS 0X02 READ/WRITE							
BIT	FIELD	VALUE (HEX)	OUTPUT VOLTAGE (TYP)				
7:0	VO2_SET	0x00	Voltage Factor * 400 mV				
		0x01	Voltage Factor * 405 mV				
		0x64	Voltage Factor * 900 mV (default value)				
		0xFE	Voltage Factor * 1670 mV				
		0xFF	Voltage Factor * 1675 mV				

Product Folder Links: TPS62868 TPS62869



# 8.6.5 CONTROL Register

# **Table 8-8. CONTROL Register Description**

REGISTER	R ADDRESS 0X03 WRITE ONLY			<u>.</u>	
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION	
7	Reset	R/W	0	1 - Reset all registers to default.	
6	Enable FPWM Mode during Output Voltage Change	1 - Force the device in FPWM during output voltage			
5	Software Enable Device				
4	Enable FPWM Mode	R/W	0	O - Set the device in power save mode at light loads.     Set the device in forced PWM mode at light loads.	
3	Enable Output Discharge	R/W	1	O - Disable output discharge.     1 - Enable output discharge.	
2	Enable HICCUP	R/W	1	O - Disable HICCUP. Enable latching protection.     1 - Enable HICCUP, Disable latching protection.	
0:1	Voltage Ramp Speed	R/W	11	00 - 20mV/μs (0.25 μs/step) 01 - 10 mV/μs (0.5 μs/step) 10 - 5 mV/μs (1 μs/step) 11 - 1 mV/μs (5 μs/step, default)	

# 8.6.6 STATUS Register

# Table 8-9. STATUS Register Description

REGISTE	REGISTER ADDRESS 0X05 READ ONLY <sup>(1)</sup>								
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION					
7:5	Reserved								
4	Thermal Warning	R	0	1: Junction temperature is higher than 130°C.					
3	HICCUP	R	0	1: Device has HICCUP status once.					
2	Reserved								
1	Reserved								
0	UVLO	R	0	1: The input voltage is less than UVLO threshold (falling edge).					

<sup>(1)</sup> All bit values are latched until the device is reset, or the STATUS register is read. Then, the STATUS register is reset to its default values.

# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

# 9.2 Typical Application




Figure 9-1. Typical Application

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1 as the input parameters.

**Table 9-1. Design Parameters** 

	<u> </u>
DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.4 V to 5.5 V
Output voltage	0.9 V
Maximum output current	6 A

Table 9-2 lists the components used for the example.

Table 9-2. List of Components of Table 9-1

REFERENCE	DESCRIPTION	MANUFACTURER <sup>(1)</sup>
C1	2 × 10 μF, Ceramic capacitor, 6.3 V, X7R, size 0603, CL10B106MQ8NRNC	Samsung Electro- Mechanics
C2	2 × 22 μF, Ceramic capacitor, 6.3 V, X7R, size 0805, GRM21BZ70J226ME44L	Murata
L1	0.22 μH, Power inductor, XAL4020-221ME (12 A, 5.81 mΩ)	Coilcraft
R1	Depending on the start-up output voltage, size 0603	Std

(1) See *Third-party Products* disclaimer.

### 9.2.2 Detailed Design Procedure

### 9.2.2.1 Setting The Output Voltage

The initial output voltage is set by an external resistor connected to the VSET/VID pin, according to Table 8-1. After the soft start-up, the output voltage can be changed in the  $V_{OUT}$  Registers. Refer to Table 8-6 and Table 8-7.

#### 9.2.2.2 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify this process, Table 9-3 outlines possible inductor and capacitor value combinations for most applications. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application.

Table 9-3. Matrix of Output Capacitor and Inductor Combinations

NOMINAL L [µH] <sup>(2)</sup>	NOMINAL C <sub>OUT</sub> [μF] <sup>(3)</sup>							
ΝΟΜΙΝΆΕ Ε [μη]	22	2 x 22 or 47	3 x 22	150				
0.24		+(1)	+	+				

- (1) This LC combination is the standard value and recommended for most applications.
- (2) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.
- (3) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and -30%.

#### 9.2.2.3 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 3 is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$
(3)

#### where

- I<sub>OUT,MAX</sub> = maximum output current
- ΔI<sub>L</sub> = inductor current ripple
- f<sub>SW</sub> = switching frequency
- L = inductor value

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than  $I_{L,MAX}$ . In addition, DC resistance and size must also be taken into account when selecting an appropriate inductor. Table 9-4 lists recommended inductors.

Table 9-4. List of Recommended Inductors

INDUCTANCE [µH]	CURRENT RATING, I <sub>SAT</sub> [A]	DIMENSIONS [L x W x H mm]	DC RESISTANCE [mΩ]	PART NUMBER
0.22	18.7	4 x 4 x 2	5.81	Coilcraft, XAL4020-221ME
0.24	6.6	2 x 1.6 x 1.2	13	Murata, DFE201612E-R24M

#### 9.2.2.4 Capacitor Selection

The input capacitor is the low-impedance energy source for the converter which helps to provide stable operation. A low-ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and PGND as close as possible to those pins. For most applications,  $8 \mu F$  is a sufficient value for the effective input capacitance, though a larger value reduces input current ripple.




The architecture of the device allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. The recommended minimum output effective capacitance is 30  $\mu$ F; this capacitance can vary over a wide range as outline in the output filter selection table.





# 9.2.3 Application Curves

 $V_{IN}$  = 5.0 V,  $V_{OUT}$  = 0.9 V,  $T_A$  = 25°C, BOM = Table 9-2, unless otherwise noted.











 $I_{OUT} = 0.1 A$ 

Figure 9-14. Forced PWM Operation








Figure 9-16. Start-up by Software Enable Device





Figure 9-17. Load Transient








Figure 9-19. HICCUP Protection



### 9.3 Typical Application – TPS6286x0A and TPS6286x0xC Devices




Figure 9-20. Typical Application

### 9.3.1 Design Requirements

For this design example, use the parameters listed in Table 9-5 as the input parameters.

Table 9-5. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	2.4 V to 5.5 V
Output Voltage	0.5 V
Maximum Output Current	6 A

Table 9-6 lists the components used in this example.

Table 9-6. List of Components of Table 9-5

REFERENCE	DESCRIPTION	MANUFACTURER1
C1	2 × 10 μF Ceramic capacitor, 6.3 V, X7R, size 0603, CL10B106MQ8NRNC	Samsung Electro- Mechanics
C2	3 × 22 μF Ceramic capacitor, 6.3 V, X7R, size 0805, GRM21BZ70J226ME44L	Murata
L1	0.1 μH Power inductor, XEL4020-101ME	Coilcraft
R1	10 kΩ, size 0603	Standard

#### 1. See the *Third-Party Products Disclaimer*.

## 9.3.2 Detailed Design Procedure

# 9.3.2.1 Setting the Output Voltage

The start-up output voltage of the TPS6286900C device is factory-programmed to 0.5 V and therefore no additional external components are needed. After start-up, the output voltage can be changed by using the I<sup>2</sup>C interface to program the VOUT Register 1.

#### 9.3.2.2 Output Filter Design

The inductor and output capacitor form a low-pass filter. To simplify the design process, Table 9-7 outlines possible inductor and capacitor combinations for most applications. Checked cells represent combinations that have been proven for stability by simulation and lab testing. Further combinations, not listed in , should be checked for the specific application.

**Table 9-7. Matrix of Output Capacitor and Inductor Combinations** 

NOMINAL L [μH] <sup>(2)</sup>	NOMINAL C <sub>OUT</sub> [μF] <sup>(3)</sup>							
ΝΟΙΝΙΝΆΕ Ε [μη]	22	2 × 22 or 47	3 × 22	150				
0.1		+	+(1)	+				

(1) This LC combination is the standard value and recommended for most applications.

- www.ti.com
- Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.
- (3) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and -30%.

#### 9.3.2.3 Inductor Selection

Inductor selection for the TPS6286x0A and TPS6286x0xC (0.2-V to 0.8375-V) device variants follows the same procedure as for the other device variants (see Section 9.2.2.3). Table 9-8 lists recommended inductors for the low-voltage device variants.

Table 9-8. List of Recommended Inductors


INDUCTANCE [µH]	CURRENT RATING, I <sub>SAT</sub> [A]	DIMENSIONS [L × W × H mm]	DC RESISTANCE [mΩ]	PART NUMBER	
0.1	28.5	4 × 4 × 2	2	Coilcraft, XEL4020-101ME	

# 9.3.2.4 Capacitor Selection


Capacitor selection for the TPS6286x0A and TPS6286x0xC (0.2-V to 0.8375-V) device variants follows the same procedure as for the other device variants (see Section 9.2.2.4).

### 9.3.3 Application Curves

 $V_{IN} = 5.0 \text{ V}$ ,  $V_{OUT} = 0.5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , BOM = Table 9-6, unless otherwise noted.







# 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.4 V to 5.5 V. Ensure that the input power supply has a sufficient current rating for the application. The power supply must avoid a fast ramp down. The falling ramp speed must be slower than 10 mV/ $\mu$ s, if the input voltage drops below V<sub>LIVI O</sub>.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# 11 Layout

# 11.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the device.

- The input/output capacitors and the inductor must be placed as close as possible to the IC. This keeps
  the power traces short. Routing these power traces direct and wide results in low trace resistance and low
  parasitic inductance.
- The low side of the input and output capacitors must be connected properly to the PGND to avoid a GND
  potential shift.
- The sense traces connected to the VOS pin is a signal trace. Special care must be taken to avoid noise being induced. Keep the trace away from SW.
- Refer to Figure 11-1 for an example of component placement, routing, and thermal design.

### 11.2 Layout Example




Figure 11-1. Layout Example

#### 11.2.1 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are improving the power dissipation capability of the PCB design and introducing airflow in the system. For more details on how to use the thermal parameters, see the Semiconductor and IC Package Thermal Metrics Application Report.

# 12 Device and Documentation Support

# 12.1 Device Support

# 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## **12.2 Documentation Support**

### 12.2.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Semiconductor and IC Package Thermal Metrics Application Report

### 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

# 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.5 Trademarks

DCS-Control™ is a trademark of TI.

I2C<sup>™</sup> is a trademark of NXP Semiconductors.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 27-Oct-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS6286800CRQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2JOH	Samples
TPS628680ARQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2I8H	Samples
TPS6286810CRQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2JPH	Samples
TPS628681ARQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ECH	Samples
TPS6286820CRQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2JQH	Samples
TPS628682ARQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2IAH	Samples
TPS6286900CRQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2JRH	Samples
TPS628690ARQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2l7H	Samples
TPS6286910CRQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2JSH	Samples
TPS628691ARQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2EBH	Samples
TPS6286920CRQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2JTH	Samples
TPS628692ARQYR	ACTIVE	VQFN-HR	RQY	9	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2I9H	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



# PACKAGE OPTION ADDENDUM

www.ti.com 27-Oct-2021

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 28-Oct-2021

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal


Device	Package	Package	Pins	SPQ	Reel	Reel	Α0	B0	K0	P1	w	Pin1
Device	Туре	Drawing	1 1113	5	Diameter (mm)		(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
TPS6286800CRQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS628680ARQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS6286810CRQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS628681ARQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS6286820CRQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS628682ARQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS6286900CRQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS628690ARQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS6286910CRQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS628691ARQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1
TPS6286920CRQYR	VQFN-	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Oct-2021


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	HR											
TPS628692ARQYR	VQFN- HR	RQY	9	3000	180.0	8.4	1.8	2.8	1.12	4.0	8.0	Q1



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6286800CRQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS628680ARQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS6286810CRQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS628681ARQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS6286820CRQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS628682ARQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS6286900CRQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS628690ARQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS6286910CRQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS628691ARQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS6286920CRQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0
TPS628692ARQYR	VQFN-HR	RQY	9	3000	210.0	185.0	35.0

PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated