


TPS51397A 4.5-V to 24-V, 10-A Synchronous Buck Converter with ULQ™ Operation

1 Features

- Input voltage range: 4.5 V to 24 V
- Output voltage range: 0.6 V to 5.5 V
- Supports 10-A continuous output current
- D-CAP3[™] architecture control for fast transient
- 0.6 V ± 1% feedback voltage accuracy (25°C)
- Integrated 17-m Ω and 5.9-m Ω FETs
- ULQ[™] operation (110 µA) to enable long battery life during system standby
- Selectable Eco-mode[™] and Out-of-Audio[™] by MODE pin
- 500-kHz and 800-kHz selectable switching frequency
- Adjustable soft-start time with default internal 1.2
- Large duty cycle operation
- Integrated power-good indicator
- Built-in output discharge function
- Cycle-by-cycle overcurrent protection
- Latched output OV and UV protections
- Non-latched UVLO and OT protections
- -40°C to 125°C Operating junction temperature
- 20-pin 3.0-mm × 3.0-mm HotRod™ VQFN package
- Pin-to-pin compatible with 12-A TPS56C230
- Create a custom design using the TPS51397A with the WEBENCH® Power Designer

2 Applications

- Notebook and PC computers
- Ultrabook, handheld tablet computers
- Industrial PC, single-board computers
- Non-military drone
- Distributed power systems



Simplified Schematic

3 Description

The device is a monolithic 10-A synchronous buck converter with integrated MOSFETs that enable high efficiency and offers ease-of-use with minimum external component count for space-conscious power systems.

The TPS51397A employs D-CAP3[™] control that provides fast transient response and excellent line and load regulation with internal compensation. The ULQ™ (Ultra Low Quiescent) feature is extremely beneficial for long battery life in low power operation. The large duty operation greatly improves the load transient performance when input voltage is low.

The MODE pin can be used to set Eco-mode™ or Out-of-Audio[™] (OOA) mode for light-load operation and 500-kHz or 800-kHz switching frequency. The Eco-mode[™] maintains high efficiency during light load operation. The OOA mode keeps the switching frequency above audible frequency with minimum reduction in efficiency.


The device supports both internal and external softstart options. It has an internal fixed soft-start time of 1.2 ms. If the application needs a longer soft-start time, the external SS pin can be connected to an external capacitor.

The TPS51397A integrates a power-good indicator and provides an output discharge function. It provides complete protection including OVP, UVP, OCP, OTP, and UVLO. The device is available in a 20-pin 3.0-mm x 3.0-mm HotRod™ package and the junction temperature is specified from -40°C to 125°C.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS51397A	VQFN (20)	3.00 mm × 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency vs Output Current, 500 kHz, Eco-mode



Table of Contents

1 Features	1	7.4 Device Functional Modes	14
2 Applications		8 Application and Implementation	16
3 Description	1	8.1 Application Information	
4 Revision History		8.2 Typical Application	
5 Pin Configuration and Functions		9 Power Supply Recommendations	
6 Specifications		10 Layout	
6.1 Absolute Maximum Ratings	4	10.1 Layout Guidelines	
6.2 ESD Ratings	4	10.2 Layout Example	
6.3 Recommended Operating Conditions	4	11 Device and Documentation Support	
6.4 Thermal Information	4	11.1 Receiving Notification of Documentation Updates	24
6.5 Electrical Characteristics	<mark>5</mark>	11.2 Support Resources	24
6.6 Typical Characteristics	7	11.3 Trademarks	24
7 Detailed Description		11.4 Electrostatic Discharge Caution	24
7.1 Overview		11.5 Glossary	24
7.2 Functional Block Diagram	11	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	25
·			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision * (September 2020) to Revision A (September 2020)	Page
•	Changed device status from Advance Information to Production Data	1



5 Pin Configuration and Functions




Figure 5-1. 20-Pin VQFN RJE Package (Top View)

Table 5-1. Pin Functions

ı	PIN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
BST	1	0	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BST and SW. 0.1 µF is recommended.
VIN	2,3,4,5	Р	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and PGND.
SW	6,19,20	0	Switching node connection to the inductor and bootstrap capacitor for buck. This pin voltage swings from a diode voltage below the ground up to input voltage of buck.
PGND	7,8,18, Thermal Pad	G	Power GND terminal for the controller circuit and the internal circuitry
PGOOD	9	0	Open-drain power-good indicator. It is asserted low if output voltage is out of PG threshold, over voltage, or if the device is under thermal shutdown, EN shutdown, or during soft start.
SS	11	0	Soft-Start time selection pin. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the soft-start time is about 1.2 ms.
NC	10,16		Not connect. Can be connected to GND plane for better thermal achieved.
EN	12	I	Enable input of buck converter
AGND	13	G	Ground of internal analog circuitry. Connect AGND to GND plane with a short trace.
FB	14	ı	Feedback sensing pin for Buck output voltage. Connect this pin to the resistor divider between output voltage and AGND.
MODE	15	I	Switching frequency and light load operation mode selection pin. Connect this pin to a resistor divider from VCC and AGND for different MODE options shown in Table 7-1.
VCC	17	0	The driver and control circuits are powered from this voltage. Decouple with a minimum 1-µF ceramic capacitor as close to VCC as possible.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MI	N MAX	UNIT
	VIN	-0.	3 26	V
	VBST	-0.	3 31	V
Input voltage	VBST-SW	-0.	3 6	V
	EN, MODE, FB, SS, VCC	-0.	3 6	V
	PGND, AGND	-0.	3 0.3	V
	SW		26	V
Output voltage	SW (10-ns transient)	-3	3 29	V
	PGOOD	-0.	3 6	V
T _J Operating junction temperature		-4	0 150	°C
T _{stg} Storage temperature		-5	5 150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22- V C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		VIN	4.5	24	V
		VBST	-0.3	29.5	V
	Input voltage	VBST-SW	-0.3	5.5	V
		EN, MODE, FB, SS, VCC	-0.3	5.5	V
		PGND, AGND	-0.3	0.3	V
	Output voltage	SW	-1	24	V
	Output voltage	PGOOD	-0.3	5.5	V
I _{OUT}	Output current			10	Α
T _J	Operating junction tem	perature	-40	125	°C

6.4 Thermal Information

		TPS51397A	
	THERMAL METRIC(1)	RJE (VQFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	49.7	°C/W
R _{0JA_effective}	Junction-to-ambient thermal resistance (4-layer custom board) ⁽²⁾	39.6	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	26.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.4	°C/W

Product Folder Links: TPS51397A

		TPS51397A	
	THERMAL METRIC(1)	RJE (VQFN)	UNIT
		20 PINS	
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	13.0	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.
- (2) 70 mm x 70 mm, 4 layers, thickness: 1.5 mm. 2 oz. copper traces located on the top and bottom of the PCB. 4 thermal vias in the PowerPAD area under the device package.

6.5 Electrical Characteristics

 T_J = -40°C to 125°C, V_{IN} = 12 V, unless otherwise noted.

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$\begin{array}{c} \text{Ny}_{\text{IN}} \text{Non-switching supply current} & \text{No load, $V_{\text{EN}} = 5V$} \qquad 90 \qquad 110 \qquad 150 \qquad \mu A \\ \text{Ny}_{\text{INSDN}} \text{Shutdown supply current} & \text{No load, $V_{\text{EN}} = 9V$} \qquad 1 \qquad 2 \qquad 4 \qquad \mu A \\ \text{VCC OUTPUT} \\ \hline \\ V_{\text{CC}} V_{\text{CC}} \text{UCC output voltage} \qquad \begin{array}{c} V_{\text{IN}} > 5.0V \\ V_{\text{IN}} > 4.5V \\ \hline \\ V_{\text{IN}} = 4.5V \\ \end{array} \qquad \begin{array}{c} 4.85 \qquad 5 \qquad 5.15 \qquad V \\ \hline \\ V_{\text{IN}} = 4.5V \\ \end{array} \qquad \begin{array}{c} 4.5V \\ \hline \\ V_{\text{IN}} = 2.5V \\ \end{array} \qquad \begin{array}{c} 4.85 \qquad 5 \qquad 5.15 \qquad V \\ \hline \\ V_{\text{CC}} V_{\text{CC}} = 0.594 \qquad 600 \qquad 606 \qquad \text{mV} \\ \hline \\ V_{\text{FB}} \text{FB voltage} \qquad \begin{array}{c} T_{\text{J}} = 25^{\circ}\text{C} \qquad 594 \qquad 600 \qquad 606 \qquad \text{mV} \\ \hline \\ T_{\text{J}} = 40^{\circ}\text{C to 125^{\circ}\text{C}} \qquad 591 \qquad 600 \qquad 609 \qquad \text{mV} \\ \hline \\ \text{DUTY CYCLE and FREQUENCY CONTROL.} \\ \hline \\ F_{\text{SW}} \text{Switching frequency} \qquad V_{\text{OUT}} = 2.5V \qquad 450 \qquad 500 \qquad 550 \qquad \text{kHz} \\ \hline \\ V_{\text{CN(MIN)}} \text{SW minimum on time} \qquad V_{\text{FB}} = 0.5V \qquad 130 \qquad 180 \qquad \text{ns} \\ \hline \\ \text{DOAF function} \\ \hline \\ T_{\text{OCA}} \text{Mode Operation Period} \qquad V_{\text{FB}} = 0.5V \qquad 130 \qquad 180 \qquad \text{ns} \\ \hline \\ \text{MOSFET and DRIVERS} \\ \hline \\ R_{\text{DS(ON)L}} \text{Low side switch resistance} \qquad T_{\text{J}} = 25^{\circ}\text{C} \qquad 17 \qquad \text{m}\Omega \\ \hline \\ \text{RD_{S(ON)L}} \text{Low side switch resistance} \qquad T_{\text{J}} = 25^{\circ}\text{C} \qquad 5.9 \qquad \text{m}\Omega \\ \hline \\ \text{OUTPUT DISCHARGE and SOFT START} \\ \hline \\ R_{\text{DIS}} \text{Discharge resistance} \qquad V_{\text{EN}} = 0V \qquad 300 \qquad 350 \qquad 400 \qquad \Omega \\ \hline \\ \text{Intermal soft-start time, SS pin floating} \qquad 5 \qquad \mu A \\ \hline \\ \text{PS}_{\text{SS}} \text{Soft start thenge current} \qquad 5 \qquad \mu A \\ \hline \\ \text{POWER GOOD} \\ \hline \\ V_{\text{PGTH}} PG \text{ firm low to high} \qquad 1 \qquad \text{ms} \\ \hline \text{VFB sising (good)} \qquad 9.9 \qquad 9.6 \\ \hline \text{VFB rising (good)} \qquad 9.9 \qquad 9.6 \\ \hline \text{VFB rising (fault)} \qquad 115 \qquad 9.6 \\ \hline \end{array}$	SUPPLY CU	JRRENT					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VIN	Input voltage range		4.5		24	V
$ V_{CC} $	I _{VIN}	Non-switching supply current	No load, V _{EN} = 5V	90	110	150	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{VINSDN}	Shutdown supply current	No load, V _{EN} = 0V	1	2	4	μА
VCC VCC output voltage V _{IN} = 4.5V 4.5 I _{CC} VCC current limit 20 mA FEEDBACK VOLTAGE VFB FB voltage T _J = 25°C 594 600 606 mV DUTY CYCLE and FREQUENCY CONTROL F _{SW} Switching frequency V _{OUT} = 2.5V 450 500 550 kHz t _{ON(MIN)} SW minumum on time 30 60 100 ns t _{OFF(MIN)} SW minimum off time V _{FB} = 0.5V 130 180 ns OOA Function T _{OOA} Mode Operation Period 22 30 42 us MOSFET and DRIVERS R _{DS(ON)H} High side switch resistance T _J = 25°C 17 mΩ OUTPUT DISCHARGE and SOFT START R _{DS(ON)L} Low side switch resistance T _J = 25°C 5.9 mΩ OUTPUT DISCHARGE and SOFT START R _{DIS} Discharge resistance V _{EN} = 0V 300 350 400 Ω	VCC OUTP	UT					1
V _{IN} = 4.5V V _{IN} = 4.5 V _{IN} = 4.5 V _{ICC} VCC current limit 20	\	\/CCtt	V _{IN} > 5.0V	4.85	5	5.15	V
FEEDBACK VOLTAGE T _J = 25°C 594 600 606 mV T _J = -40°C to 125°C 591 600 609 mV DUTY CYCLE and FREQUENCY CONTROL F _{SW} Switching frequency V _{OUT} = 2.5V 450 500 550 kHz t _{ON(MIN)} SW minumum on time 30 60 100 ns COPER (MIN) SW minimum off time V _{FB} = 0.5V 130 180 ns OOA Function TOOA Mode Operation Period 22 30 42 us MOSFET and DRIVERS ROS(ON)H High side switch resistance T _J = 25°C 17 mΩ RDS(ON)L Low side switch resistance T _J = 25°C 5.9 mΩ OUTPUT DISCHARGE and SOFT START RDIS Discharge resistance V _{EN} = 0V 300 350 400 Ω Iss Soft start time Internal soft-start time, SS pin floating 0.5 1.2 2.	vcc	VCC output voltage	V _{IN} = 4.5V		4.5		
$V_{FB} FB \ voltage \qquad \frac{T_J = 25^{\circ}C}{T_J = -40^{\circ}C \ to 125^{\circ}C} \qquad 594 \qquad 600 \qquad 606 \qquad mV \\ \hline DUTY CYCLE \ and \ FREQUENCY CONTROL \\ \hline F_{SW} \qquad Switching \ frequency \qquad V_{OUT} = 2.5V \qquad 450 \qquad 500 \qquad 550 \qquad KHz \\ \hline t_{ON(MIN)} \qquad SW \ minumum \ on time \qquad 0 \qquad 30 \qquad 60 \qquad 100 \qquad ns \\ \hline t_{OF(MIN)} \qquad SW \ minimum \ off \ time \qquad V_{FB} = 0.5V \qquad 130 \qquad 180 \qquad ns \\ \hline OOA \ Function \\ \hline T_{OOA} \qquad Mode \ Operation \ Period \qquad 22 \qquad 30 \qquad 42 \qquad us \\ \hline MOSFET \ and \ DRIVERS \\ \hline R_{DS(ON)H} \qquad High \ side \ switch \ resistance \qquad T_J = 25^{\circ}C \qquad 17 \qquad m\Omega \\ \hline R_{DS(ON)L} \qquad Low \ side \ switch \ resistance \qquad T_J = 25^{\circ}C \qquad 5.9 \qquad m\Omega \\ \hline OUTPUT \ DISCHARGE \ and \ SOFT \ START \\ \hline R_{DIS} \qquad Discharge \ resistance \qquad V_{EN} = 0V \qquad 300 \qquad 350 \qquad 400 \qquad \Omega \\ \hline t_{SS} \qquad Soft \ start \ time \qquad Internal \ soft-start \ time, \ SS \ pin \ floating \qquad 0.5 \qquad 1.2 \qquad 2.5 \qquad ms \\ \hline t_{SS} \qquad Soft \ start \ charge \ current \qquad 5 \qquad \muA \\ \hline POWER \ GOOD \\ \hline t_{PODLY} \qquad PG \ start-up \ delay \qquad PG \ from \ low \ to \ high \qquad 1 \qquad ms \\ \hline VFB \ falling \ (fault) \qquad 85 \qquad \% \\ \hline VFB \ rising \ (good) \qquad 90 \qquad \% \\ \hline VFB \ rising \ (fault) \qquad 115 \qquad \% $	I _{CC}	VCC current limit		20			mA
T _J = -40°C to 125°C 591 600 609 mV	FEEDBACK	(VOLTAGE					
T _J = -40°C to 125°C 591 600 609 mV		ED velta na	T _J = 25°C	594	600	606	mV
$F_{SW} \text{Switching frequency} \qquad V_{\text{OUT}} = 2.5V \qquad 450 \qquad 500 \qquad 550 \qquad \text{kHz}$ $t_{\text{ON(MIN)}} \text{SW minumum on time} \qquad \qquad 30 \qquad 60 \qquad 100 \qquad \text{ns}$ $t_{\text{OFF(MIN)}} \text{SW minimum off time} \qquad V_{\text{FB}} = 0.5V \qquad \qquad 130 \qquad 180 \qquad \text{ns}$ $\textbf{OOAF function}$ $T_{\text{OOA}} \text{Mode Operation Period} \qquad 22 \qquad 30 \qquad 42 \qquad \text{us}$ $\textbf{MOSFET and DRIVERS}$ $R_{\text{DS(ON)H}} \text{High side switch resistance} \qquad T_{\text{J}} = 25^{\circ}\text{C} \qquad \qquad 17 \qquad \qquad \text{m}\Omega$ $R_{\text{DS(ON)L}} \text{Low side switch resistance} \qquad T_{\text{J}} = 25^{\circ}\text{C} \qquad \qquad 5.9 \qquad \qquad \text{m}\Omega$ $\textbf{OUTPUT DISCHARGE and SOFT START}$ $R_{\text{DIS}} \text{Discharge resistance} \qquad V_{\text{EN}} = 0V \qquad 300 \qquad 350 \qquad 400 \qquad \Omega$ $t_{\text{SS}} \text{Soft start time} \qquad \begin{array}{c} \text{Internal soft-start time, SS pin} \\ \text{floating} \\ \\ \text{Iss} \text{Soft start charge current} \\ \\ \text{POWER GOOD} \\ \\ \text{tp}_{\text{DLY}} \text{PG start-up delay} \qquad \begin{array}{c} \text{PG from low to high} \qquad 1 \qquad \qquad \text{ms} \\ \text{VFB rising (good)} \\ \text{VFB rising (fault)} \\ \text{115} \qquad \qquad \%$	V _{FB}	FB voltage	T _J = -40°C to 125°C	591	600	609	mV
$t_{ON(MIN)} SW \ minumum \ on \ time \qquad V_{FB} = 0.5V \qquad \qquad 130 \qquad 180 \qquad ns$ $t_{OFF(MIN)} SW \ minimum \ off \ time \qquad V_{FB} = 0.5V \qquad \qquad 130 \qquad 180 \qquad ns$ $OOA \ Function$ $T_{OOA} Mode \ Operation \ Period \qquad 22 \qquad 30 \qquad 42 \qquad us$ $MOSFET \ and \ DRIVERS$ $R_{DS(ON)H} High \ side \ switch \ resistance \qquad T_J = 25^{\circ}C \qquad \qquad 17 \qquad \qquad m\Omega$ $R_{DS(ON)L} Low \ side \ switch \ resistance \qquad T_J = 25^{\circ}C \qquad \qquad 5.9 \qquad m\Omega$ $OUTPUT \ DISCHARGE \ and \ SOFT \ START$ $R_{DIS} Discharge \ resistance \qquad V_{EN} = 0V \qquad \qquad 300 \qquad 350 \qquad 400 \qquad \Omega$ $t_{SS} Soft \ start \ time \qquad \qquad lnternal \ soft-start \ time, \ SS \ pin \ floating \qquad 0.5 \qquad 1.2 \qquad 2.5 \qquad ms$ $I_{SS} Soft \ start \ charge \ current \qquad \qquad 5 \qquad pA$ $POWER \ GOOD$ $t_{POWER} \ GOOD$ $t_{POWER} \ PG \ start-up \ delay \qquad PG \ from \ low \ to \ high \qquad 1 \qquad ms$ $V_{PGTH} PG \ threshold \qquad V_{FB} \ rising \ (good) \qquad 90 \qquad \%$ $V_{FB} \ rising \ (good) \qquad 90 \qquad \%$ $V_{FB} \ rising \ (fault) \qquad 115 \qquad \%$	DUTY CYC	LE and FREQUENCY CONTROL					
$t_{OFF(MIN)} SW \text{ minimum off time} \qquad V_{FB} = 0.5V \qquad 130 \qquad 180 \qquad ns$ $\begin{array}{cccccccccccccccccccccccccccccccccccc$	F _{SW}	Switching frequency	V _{OUT} = 2.5V	450	500	550	kHz
OOA Function T _{OOA} Mode Operation Period 22 30 42 us MOSFET and DRIVERS R _{DS(ON)H} High side switch resistance T _J = 25°C 17 mΩ R _{DS(ON)L} Low side switch resistance T _J = 25°C 5.9 mΩ OUTPUT DISCHARGE and SOFT START R _{DIS} Discharge resistance V _{EN} = 0V 300 350 400 Ω t _{SS} Soft start time Internal soft-start time, SS pin floating 0.5 1.2 2.5 ms l _{SS} Soft start charge current 5 μA POWER GOOD t _{PGDLY} PG start-up delay PG from low to high 1 ms V _{PGTH} PG threshold VFB falling (fault) 85 % V _{PGTH} VFB rising (good) 90 % V _{PB} rising (fault) 115 %	t _{ON(MIN)}	SW minumum on time		30	60	100	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{OFF(MIN)}	SW minimum off time	V _{FB} = 0.5V		130	180	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	OOA Funct	ion					1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	T _{OOA}	Mode Operation Period		22	30	42	us
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOSFET ar	nd DRIVERS			,		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{DS(ON)H}	High side switch resistance	T _J = 25°C		17		mΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{DS(ON)L}	Low side switch resistance	T _J = 25°C		5.9		mΩ
tss Soft start time Internal soft-start time, SS pin floating 0.5 1.2 2.5 ms POWER GOOD tpGDLY PG start-up delay PG from low to high 1 ms VFB falling (fault) 85 % VFB rising (good) 90 % VFB rising (fault) 115 %	OUTPUT D	ISCHARGE and SOFT START					
Soft start time floating 0.5 1.2 2.5 11.5 I _{SS} Soft start charge current 5 μA POWER GOOD I _{PGDLY} PG start-up delay PG from low to high 1 ms V _{PGTH} PG threshold VFB rising (good) 90 % V _{PGTH} VFB rising (fault) 115 %	R _{DIS}	Discharge resistance	V _{EN} = 0V	300	350	400	Ω
POWER GOOD tpgDLY PG start-up delay PG from low to high 1 ms VFB falling (fault) 85 % VFB rising (good) 90 % VFB rising (fault) 115 %	t _{SS}	Soft start time		0.5	1.2	2.5	ms
tpgDLY PG start-up delay PG from low to high 1 ms VPGTH VFB falling (fault) 85 % VPGTH VFB rising (good) 90 % VFB rising (fault) 115 %	I _{SS}	Soft start charge current			5		μA
VPGTH PG threshold VFB falling (fault) 85 % VPGTH PG threshold 90 % VFB rising (good) 90 % VFB rising (fault) 115 %	POWER GO	OOD					•
VPGTH PG threshold VFB rising (good) 90 % VFB rising (fault) 115 %	t _{PGDLY}	PG start-up delay	PG from low to high		1		ms
V _{PGTH} PG threshold VFB rising (fault) 115 %			VFB falling (fault)		85		%
VFB rising (fault) 115 %	V	PG throshold	VFB rising (good)		90		%
VFB falling (good) 110 %	▼ PGTH	LO IIIIENIOIA	VFB rising (fault)	V _{EN} = 0V		%	
			VFB falling (good)		110	.	%

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback


 T_J = -40°C to 125°C, V_{IN} = 12 V, unless otherwise noted.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{PG_L}	PG sink current capability	I _{OL} = 4mA			0.4	V
PGLK	PG leak current	V _{PGOOD} = 5.5V			1	μA
CURRENT	LIMIT					
	Over current threshold	T _J = 25°C	11	12	13	А
OCL	(valley)	$T_J = -40^{\circ}C$ to 125°C	10.5	12	14	Α
I _{NOCL}	Negative over current threshold			3.2		А
LOGIC TH	RESHOLD	1				
V _{ENH}	EN high-level input voltage		1.2	1.3	1.4	V
V _{ENL}	EN low-level input voltage		0.9	1.1	1.2	V
I _{EN}	Enable internal pull down current	V _{EN} = 0.8V		2		μA
OUTPUT U	INDERVOLTAGE AND OVERVO	LTAGE PROTECTION				
V _{OVP}	OVP trip threshold			125		%
t _{OVPDLY}	OVP prop deglitch			120		us
V _{UVP}	UVP trip threshold			60		%
t _{UVPDLY}	UVP prop deglitch			256		us
UVLO		•	•			
		Wake up	4.1	4.2	4.4	V
V_{UVLO}	VIN UVLO threshold	Shutdown	3.6	3.7	3.9	V
		Hysteresis		0.5		V
OVER TEN	IPERATURE PROTECTION		•			•
T _{OTP}	OTP trip threshold ⁽¹⁾	Shutdown temperature		150		°C
T _{OTPHSY}	OTP hysteresis ⁽¹⁾	Hysteresis		20		°C
		I				


⁽¹⁾ Not production tested.

6.6 Typical Characteristics


 T_J = -40°C to 125°C, V_{IN} = 12 V, unless otherwise noted.








www.ti.com










7 Detailed Description

7.1 Overview

TheTPS51397A is a high density synchronous buck converter that operates from 4.5-V to 24-V input voltage, and 0.6-V to 5.5-V output voltage range. It has 17-mΩ and 5.9-mΩ integrated MOSFETs that enable high efficiency up to 10 A. The ULQ™ (Ultra Low Quiescent) feature is extremely beneficial for long battery life in low power operation. The large duty operation greatly improves the load transient performance when input voltage is low. The device employs DCAP3™ mode control that enables low external component count, ease of design, optimization of the power design for cost, size, and efficiency, and provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology supports seamless transition between CCM mode at heavy load conditions and DCM operation at light load conditions. Eco-mode™ allows the TPS51397A to maintain high efficiency at light load and OOA mode makes switching frequency above audible frequency (20 kHz), even there is no loading at output side. The TPS51397A is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

7.2 Functional Block Diagram



Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback

7.3 Feature Description

7.3.1 PWM Operation and DCAP3™ Control

The main control loop of the buck is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary DCAP3[™] mode control. The DCAP3[™] mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS51397A also includes an error amplifier that makes the output voltage high accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after an internal one-shot timer expires. This one-shot duration is set proportional to the converter input voltage, V_{IN} , and is inversely proportional to the output voltage, V_{OUT} , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to the reference voltage to emulate the output ripple. This enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for DCAP3TM control topology.

For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS51397A is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in Equation 1.

$$f_{P} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$
(1)

At low frequencies, the overall loop gain is set by the external output set-point resistor divider network and the internal gain of the TPS51397A. The low-frequency L-C double pole has a 180 degree lag in-phase. At the output filter frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a mid-frequency zero that reduces the gain roll off from -40 dB to -20 dB per decade and increases the phase to 90 degree one decade above the zero frequency. The inductor and capacitor selected for the output filter must be such that the double pole is placed close enough to the mid-frequency zero so that the phase boost provided by this mid-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency (F_{SW}).

7.3.2 Soft Start

The TPS51397A has an internal 1.2-ms soft start. An external SS pin is provided for setting higher soft-start time if needed. When the EN pin becomes high, the soft-start function begins ramping up the reference voltage to the PWM comparator.

If the application needs a higher soft-start time, it can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current (I_{SS}) begins charging the external capacitor (C_{SS}) connected between SS and AGND. The devices tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time (T_{SS}) is shown in Equation 2:

$$T_{ss}(ms) = \frac{C_{ss}(nF) \times V_{REF}(V)}{I_{ss}(uA)}$$
(2)

where

• V_{REF} is 0.6 V and I_{SS} is 5 μA

7.3.3 Large Duty Operation

The TPS51397A can support large duty operation by its internal T_{ON} extension function. When $V_{IN}/V_{OUT} < 1.6$ and the V_{FB} keeps lower than internal V_{REF} , T_{ON} is extended to implement the large duty operation which greatly improves the load transient performance.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

7.3.4 Power Good

The Power Good (PGOOD) pin is an open-drain output. A pullup resistor of 100 k Ω is recommended to pull the voltage up to VCC. Once V_{FB} is between 90% and 110% of the target output voltage, the PGOOD is pulled high after a 1-ms de-glitch time. The PGOOD pin is pulled low when:

- FB pin voltage is lower than 85% or greater than 115% of the target output voltage,
- · In OVP, UVP, or thermal shutdown event, or
- · During the soft-start period.

7.3.5 Overcurrent Protection and Undervoltage Protection

The TPS51397A has overcurrent protection and undervoltage protection. The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain-to-source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time, and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT}. If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. When the load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the output current is being limited, the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it, and the device is shut off after a wait time of 256 µs. This protection is a latched function. The fault latching can be reset by EN going low or VCC power cycling.

The TPS51397A also implements negative overcurrent protection, which can prevent inductor current runaway when IC works in OOA mode. When the inductor valley current hits the negative overcurrent threshold (NOCL = -3.2 A typical), the low-side FET turns off, then high-side FET turns on.

7.3.6 Overvoltage Protection

The TPS51397A has an overvoltage protection feature, which has the same implementation. When the output voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high, and the output will be discharged and latched after a wait time of 120 µs. This function is a latching operation, so it needs to reset by EN going low or VCC power cycling.

7.3.7 UVLO Protection

The VIN undervoltage lockout (UVLO) protection monitors the VCC pin voltage to protect the internal circuitry from low input voltage. When the VCC voltage is lower than the UVLO threshold voltage, the device shuts off and outputs are discharged to prevent mis-operation of the device. The converter begins operation again when the input voltage exceeds the threshold by a hysteresis of 500 mV (typical). This is a non-latch protection.

7.3.8 Output Voltage Discharge

The TPS51397A has a discharge function by using internal MOSFET about 350 Ω , which is connected to the output terminal SW. The discharge is slow due to the lower current capability of the MOSFET.

7.3.9 Thermal Shutdown

The TPS51397A monitors the internal die temperature. If the temperature exceeds the threshold value (typically 150°C), the device is shut off and the output is discharged. This is a non-latch protection. The device restarts operation when the temperature goes below the thermal shutdown threshold.

Copyright © 2020 Texas Instruments Incorporated

7.4 Device Functional Modes

7.4.1 Light Load Operation

The TPS51397A has a MODE pin that can control two different states of operation at light load. The light load operation includes advanced Eco-mode and OOA mode.

7.4.2 Advanced Eco-mode Control

The advanced Eco-mode control schemes to maintain high light load efficiency. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in continuous conduction mode so that it takes longer to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The light load current where the transition to Ecomode operation happens (I_{OUT(LL)}) can be calculated from Equation 3.

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(3)

After identifying the application requirements, design the output inductance (L_{OUT}) so that the inductor peak-to-peak ripple current is approximately between 20% and 40% of $I_{OUT(ma^x)}$ (peak current in the application). It is also important to size the inductor properly so that the valley current does not hit the negative low-side current limit.

7.4.3 Out-of-Audio

Out-of-Audio (OOA) light-load mode is a unique control feature that keeps the switching frequency above audible frequency with minimum reduction in efficiency. It prevents audio noise generation from the output capacitors and inductor. During Out-of-Audio operation, the OOA control circuit monitors the states of both high-side and low-side MOSFETs and forces them to switch. When both high-side and low-side MOSFETs are off for more than 30 µs during a light-load condition, the low-side FET will discharge until output voltage drops to trigger the high-side FET on or inductor current hits negative OC limit.

If the MODE pin is selected to operate in OOA mode, when the device works at light load, the minimum switching frequency is above 20 kHz which avoids the audible noise in the system. When the device works in OOA mode, TI recommends setting the peak value of inductor current above -1 A by choosing appropriate inductor.

7.4.4 Mode Selection

The device detects the voltage on the MODE pin during start-up and latches onto one of the MODE options listed in Table 7-1. The voltage on the MODE pin is recommended to be set by connecting this pin to the center tap of a resistor divider connected between VCC and AGND. A guideline for the top resistor (R_{M_H}) and the bottom resistor (R_{M_L}) as 1% resistors is shown in Table 7-1. It is recommended to choose the resistor to set the voltage at around the middle value of each range. It is important that the voltage for the MODE pin is derived from the VCC rail only since internally this voltage is referenced to detect the MODE option, and not to leave the mode pin floating. The MODE pin setting can be reset only by a VIN power cycling or EN toggle.

Table 7-1. MODE Pin Resistor Settings

VOLTAGE ON MODE	R _{M_H} (kΩ)	R _{M_L} (kΩ)	LIGHT LOAD OPERATION	FREQUENCY (kHz)
(0~10%)*VCC 330 15		/CC 330 15 Eco-mode		500
(10%~20%)*VCC	(10%~20%)*VCC 180		OOA	500
(20%~30%)*VCC	%~30%)*VCC 160 51 Eco-mode		800	
(30%~50%)*VCC	75	51	OOA	800

Submit Document Feedback

Figure 7-1 shows the typical start-up sequence of the device once the enable signal crosses the EN turnon threshold. After the voltage on VCC crosses the rising UVLO threshold, it takes about 500 μ s to finish the working mode and frequency selection. The output voltage starts ramping after about 0.2*T_{SS} delay time.




Figure 7-1. Power-Up Sequence

7.4.5 Standby Operation

The TPS51397A can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 2 μ A when in standby condition. EN pin is pulled low internally. When floating, the part is disabled by default.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The schematic in Figure 8-1 shows a typical application for TPS51397A with 5-V output. This design converts an input voltage range of 5.5 V to 24 V down to 5 V with a maximum output current of 10 A.

8.2 Typical Application




Figure 8-1. 5-V, 10-A Reference Design

8.2.1 Design Requirements

Table 8-1 lists the design parameters for this example.

Table 8-1. Design Parameters

DADAMETED CONDITIONS AND TVD MAY										
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT				
	OUTPUT									
V _{OUT}	Output voltage			5						
I _{OUT}	Output current	10				Α				
ΔV _{OUT}	Transient response	1-A — 9-A load step, 2.5 A/µs		±5% x V _{OUT}						
V _{IN}	Input voltage		5.5	12	24	V				
V _{OUT(ripple)}	Output voltage ripple	0-A — 10-A loading		2% x V _{OUT}						
F _{SW}	Switching frequency			500						
	Light load operating mode Eco-mode									
T _A	Ambient temperature		25			°C				

8.2.2 Detailed Design Procedure

8.2.2.1 External Component Selection

8.2.2.1.1 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor, you can change the output voltage above 0.6 V. See Equation 4.

$$V_{OUT} = 0.6 \times \left(1 + \frac{R_{UPPER}}{R_{LOWER}}\right) \tag{4}$$

Product Folder Links: TPS51397A

8.2.2.1.2 MODE Selection

The light load operation mode (Eco-mode or OOA) and switching frequency are set by a voltage divider from VCC to GND connected to the MODE pin. See Table 7-1 for possible MODE pin configurations. For this design example, the switching frequency is about 500 KHz, the light load operation mode is Eco-mode, and the output current is 10 A.

8.2.2.1.3 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See Table 8-2 for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using Equation 5 and Equation 6. It is important that the inductor is rated to handle these currents.

$$I_{L(rms)} = \sqrt{\left(I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{V_{IN(max)} \times L_{OUT} \times F_{SW}}\right)^2}\right)}$$
(5)

$$I_{L(peak)} = I_{OUT} + \frac{I_{OUT(ripple)}}{2}$$
(6)

Under transient and short-circuit conditions, the inductor current can increase up to the current limit of the device, so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

8.2.2.1.4 Output Capacitor Selection

After selecting the inductor, the output capacitor needs to be optimized. In D-CAP3, the regulator reacts within one cycle to the change in the duty cycle, so good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in Table 8-2. Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than $V_{OUT(ripple)}/I_{OUT(ripple)}$.

F_{sw} (kHz) V_{OUT} (V) R_{LOWER} (kΩ) $R_{UPPER}(k\Omega)$ L_{OUT} (µH) C_{OUT(min)} (µF) $C_{OUT(max)}$ (µF) C_{FF} (pF) 500 0.33 66 0.6 0 10 800 0.22 66 330 0.68 330 500 1.2 10 10 800 0.47 330 500 1.2 330 2.5 15 47.5 800 330 1.0 66 500 1.5 330 22-110 3.3 20 90 800 1.2 330 22-110 500 1.8 66 330 22-110 5.0 110 800 1.5 330 22-110 66

Table 8-2. Recommended Component Values

8.2.2.1.5 Input Capacitor Selection

The TPS51397A requires input decoupling capacitors on power supply input pin VIN, and the bulk capacitors are needed depending on the application. The minimum input capacitance required is given in Equation 7.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}}$$
(7)

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback




TI recommends using a high-quality X5R or X7R input decoupling capacitors of nominal 44 μ F/35 V on the input voltage pin VIN. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by Equation 8:


$$I_{CIN(ms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}$$
(8)

8.2.3 Application Curves

Figure 8-2 through Figure 8-17 apply to the circuit of Figure 8-1. V_{IN} = 12 V, T_A = 25°C, unless otherwise specified.










Figure 8-14. Output Voltage Ripple, $I_{OUT} = 10 A$




Figure 8-15. Transient Response, 1 A to 9 A, Slew Rate = 2.5 A/µs




Figure 8-16. Transient Response, 0 A to 10 A, Slew Rate = 2.5 A/µs




Figure 8-17. Normal Operation to Output Hard Short



9 Power Supply Recommendations

The TPS51397A is intended to be powered by a well-regulated DC voltage. The input voltage range is 4.5 V to 24 V. The TPS51397A is a buck converter. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far away from the TPS51397A circuit, some additional input bulk capacitance is recommended. Typical values are 100 μ F to 470 μ F.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

- A four-layer PCB is recommended for good thermal performance and with maximum ground plane. 3-inch × 2.75-inch, top and bottom layer PCB with 2-oz copper is used as example.
- Place the decoupling capacitors right across VIN and VCC as close as possible.
- Place output inductors and capacitors with IC at the same layer. SW routing should be as short as possible to minimize EMI, and should be a width plane to carry big current, enough vias should be added to the PGND connection of output capacitors and also as close to the output pin as possible.
- Place BST resistor and capacitor with IC at the same layer, close to BST and SW plane. >10-mil width trace is recommended to reduce line parasitic inductance.
- Feedback can be 10 mil and must be routed away from the switching node, BST node, or other high speed digital signal.
- VIN trace must be wide to reduce the trace impedance and provide enough current capability.
- Place multiple vias under the device near VIN and PGND and near input capacitors to reduce parasitic inductance and improve thermal performance.

10.2 Layout Example

Figure 10-1 shows the recommended top-side layout. Component reference designators are the same as the circuit shown in Figure 8-1.




Figure 10-1. Top-Side Layout



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

ULQ[™], DCAP3[™], D-CAP3[™], Eco-mode[™], Out-of-Audio[™], HotRod[™], TI E2E[™] are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS51397ARJER	ACTIVE	VQFN-HR	RJE	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	51397A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51397ARJER	VQFN- HR	RJE	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51397ARJER	VQFN- HR	RJE	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPS51397ARJER	VQFN-HR	RJE	20	3000	367.0	367.0	35.0	
ı	TPS51397ARJER	VQFN-HR	RJE	20	3000	367.0	367.0	35.0	

3 x 3, 0.45 mm pitch

QUAD FLATPACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224683/A



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated