Documents

# TLV62095 4-A High Efficiency Step Down Converter with DCS-ControlTM 

## 1 Features

- 2.5 V to 5.5 V Input Voltage Range
- DCS-Control ${ }^{\text {TM }}$
- Up to $95 \%$ Efficiency
- Power Save Mode
- $20 \mu \mathrm{~A}$ Operating Quiescent Current
- $100 \%$ Duty Cycle for Lowest Dropout
- 1.4 MHz Typical Switching Frequency
- 0.8 V to $\mathrm{V}_{\mathrm{IN}}$ Adjustable Output Voltage
- Output Discharge Function
- Adjustable Soft Startup
- Hiccup Short Circuit Protection
- Output Voltage Tracking
- Pin-to-Pin Compatible with TLV62090 and TPS62095
- For Improved Feature Set, See TPS62095
- Create a Custom Design Using the TLV62095 With the WEBENCH ${ }^{\circledR}$ Power Designer


## 2 Applications

- TV, STB, Computers
- Solid State Drives (SSD)
- Hard Disk Drives (HDD)
- Battery Powered Applications


### 1.8 V Output Application



## 3 Description

The TLV62095 device is a high frequency synchronous step-down converter optimized for small solution size, high efficiency and suitable for battery powered applications. To maximize efficiency, the converter operates in PWM mode with a nominal switching frequency of 1.4 MHz and it automatically enters Power Save Mode operation at light load currents. When used in distributed power supplies and point of load regulation, the device allows voltage tracking to other voltage rails and tolerates output capacitors ranging from $10 \mu \mathrm{~F}$ to $150 \mu \mathrm{~F}$ and beyond. Using the DCS-Control ${ }^{\text {TM }}$ topology, the device achieves excellent load transient performance and accurate output voltage regulation.
The output voltage start-up ramp is controlled by the soft startup pin, which allows operation as either a standalone power supply or in tracking configurations. Power sequencing is also possible by configuring the EN and PG pins. In Power Save Mode, the device operates with typically $20-\mu \mathrm{A}$ quiescent current. Power Save Mode is entered automatically and seamlessly maintaining high efficiency over the entire load current range.
The device is available in a $3 \mathrm{~mm} \times 3 \mathrm{~mm} 16$-pin VQFN package.
Device Information

| $\mathbf{1 1}$ |  |  |
| :---: | :---: | :---: |
| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| TLV62095 | VQFN $(16)$ | $3.00 \mathrm{~mm} \times 3.00 \mathrm{~mm}$ |

1.8 V Output Application Efficiency


An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 4
6.1 Absolute Maximum Ratings ..... 4
6.2 ESD Ratings ..... 4
6.3 Recommend Operating Conditions ..... 4
6.4 Thermal Information ..... 4
6.5 Electrical Characteristics ..... 5
6.6 Typical Characteristics ..... 6
7 Detailed Description ..... 7
7.1 Overview ..... 7
7.2 Functional Block Diagram ..... 7
7.3 Feature Description ..... 8
7.4 Device Functional Modes ..... 8

## 5 Pin Configuration and Functions



Pin Functions

| PIN |  | DESCRIPTION |
| :---: | :---: | :---: |
| NAME | NO. |  |
| SW | 1, 2 | Switch pin of the power stage. |
| DEF | 3 | This pin is used for internal logic and needs to be pulled high. This pin must be connected to the AVIN pin. |
| PG | 4 | Power good open drain output. A pull up resistor can not be connected to any voltage higher than the input voltage. |
| FB | 5 | Feedback pin for regulating the output voltage. |
| AGND | 6 | Analog ground. |
| CP | 7 | Internal charge pump's flying capacitor. Connect a 10 nF capacitor between CP and CN. |
| CN | 8 | Internal charge pump's flying capacitor. Connect a 10 nF capacitor between CP and CN. |
| SS | 9 | Soft-start control pin. A capacitor is connected to this pin and sets the soft startup time. Leaving this pin floating sets the minimum start-up time. |
| AVIN | 10 | Analog supply input voltage pin. |
| PVIN | 11,12 | Power supply input voltage pin. |
| EN | 13 | Enable pin. This pin has an active pull down resistor of typically $400 \mathrm{k} \Omega$, which is active when EN is low. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. |
| PGND | 14,15 | Power ground. |
| VOS | 16 | Output voltage sense pin. This pin must be directly connected to the output voltage. |
| Exposed <br> Thermal Pad |  | The exposed thermal pad must be connected to AGND. It must be soldered for mechanical reliability. |

## 6 Specifications

### 6.1 Absolute Maximum Ratings ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Voltage at pins ${ }^{(2)}$ | PVIN, AVIN, FB, SS, EN, DEF, VOS | -0.3 | 7 | V |
|  | SW (DC), PG | -0.3 | $\mathrm{V}_{1 \mathrm{~N}}+0.3$ |  |
|  | SW (AC, less than 10 ns$)^{(3)}$ | -3.0 | 10 |  |
|  | CN, CP | -0.3 | $\mathrm{V}_{1 \mathrm{~N}}+7.0$ |  |
| Sink current | PG |  | 1.0 | mA |
| Operating junction temperature range, $\mathrm{T}_{J}$ |  | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground pin.
(3) While switching.

### 6.2 ESD Ratings

|  |  |  | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ${ }^{(1)}$ | $\pm 2000$ |  |
| $\mathrm{V}_{\text {(ESD) }}$ | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ${ }^{(2)}$ | $\pm 500$ | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommend Operating Conditions

|  |  | MIN | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathbb{I N}}$ | Input voltage range | 2.5 | 5.5 | V |
| $\mathrm{~T}_{\boldsymbol{J}}$ | Operating junction temperature | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | TLV62095 | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | VQFN (16 PINS) |  |
| $\mathrm{R}_{\theta \text { JA }}$ | Junction-to-ambient thermal resistance | 47 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{\theta JC} \text { (top) }}$ | Junction-to-case (top) thermal resistance | 60 |  |
| $\mathrm{R}_{\theta \text { JB }}$ | Junction-to-board thermal resistance | 20 |  |
| \%JT | Junction-to-top characterization parameter | 1.5 |  |
| $\psi_{\text {JB }}$ | Junction-to-board characterization parameter | 20 |  |
| $\mathrm{R}_{\theta \mathrm{JCC} \text { (bot) }}$ | Junction-to-case (bottom) thermal resistance | 5.3 |  |

[^0]
### 6.5 Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$ and $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | 2.5 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current into PVIN and AVIN | EN $=$ High, Not switching, FB $=$ FB $+5 \%$ |  | 20 |  | $\mu \mathrm{A}$ |
| $I_{\text {SD }}$ | Shutdown current Into PVIN and AVIN | $\mathrm{EN}=$ Low |  | 0.6 |  | $\mu \mathrm{A}$ |
| VuvLo | Undervoltage lockout threshold | $\mathrm{V}_{\text {IN }}$ falling | 2.1 | 2.2 | 2.3 | V |
|  | Undervoltage lockout hysteresis |  |  | 200 |  | mV |
| $\mathrm{T}_{\text {SD }}$ | Thermal shutdown | Temperature rising |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Thermal shutdown hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

## CONTROL SIGNAL EN

| $\mathrm{V}_{\mathrm{H}}$ | High level input voltage | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to 5.5 V | 1 | 0.65 | V |
| :--- | :--- | :--- | ---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{L}}$ | Low level input voltage | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to 5.5 V | 0.60 | 0.4 | V |
| $\mathrm{I}_{\mathrm{kg}}$ | Input leakage current | $\mathrm{EN}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{IN}}$ | 10 | 100 | nA |
| $\mathrm{R}_{\mathrm{PD}}$ | Pull down resistance | $\mathrm{EN}=$ Low | 400 | $\mathrm{k} \Omega$ |  |
| SOFT STARTUP |  |  |  |  |  |
| $\mathrm{I}_{\text {SS }}$ | Softstart current |  | 7.5 | $\mu \mathrm{~A}$ |  |

## POWER GOOD

| $\mathrm{V}_{\text {TH_PG }}$ | Power good threshold | Output voltage rising | $95 \%$ |  |
| :--- | :--- | :--- | :--- | :---: |
|  |  | Output voltage falling | $90 \%$ |  |
| $\mathrm{~V}_{\mathrm{L}}$ | Low level voltage | $\mathrm{I}_{(\text {sink })}=1 \mathrm{~mA}$ |  |  |

## POWER SWITCH

| $\mathrm{R}_{\text {DS(on) }}$ | High side FET on-resistance | $\mathrm{I}_{\text {SW }}=500 \mathrm{~mA}$ | 50 |  | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Low side FET on-resistance | $\mathrm{I}_{\mathrm{SW}}=500 \mathrm{~mA}$ | 40 |  | $\mathrm{m} \Omega$ |
| Lıim | High side FET switch current limit |  | $4.7 \quad 5.5$ |  | A |
| $\mathrm{f}_{\text {Sw }}$ | Switching frequency | $\mathrm{I}_{\text {OUt }}=3 \mathrm{~A}$ | 1.4 |  | MHz |
| OUTPUT |  |  |  |  |  |
| $V_{\text {OUT }}$ | Output voltage range |  | 0.8 | $\mathrm{V}_{\text {IN }}$ | V |
| $\mathrm{R}_{\text {DIS }}$ | Output discharge resistor | $\mathrm{EN}=\mathrm{GND}, \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ | 200 |  | $\Omega$ |
| $\mathrm{V}_{\mathrm{FB}}$ | Feedback regulation voltage | $\mathrm{l}_{\text {OUT }}=1 \mathrm{~A}, \mathrm{PWM}$ mode | 792800 | 808 | mV |
|  | Line regulation | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, PWM operation | 0.016 |  | \%/V |
|  | Load regulation | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, PWM operation | 0.04 |  | \%/A |

### 6.6 Typical Characteristics



Figure 1. High-Side FET On Resistance


Figure 3. Quiescent Current


Figure 2. Low-Side FET On Resistance


Figure 4. Shutdown Current

## 7 Detailed Description

### 7.1 Overview

The TLV62095 synchronous step down converter is based on DCS-Control ${ }^{\text {TM }}$ (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.
The DCS-Control ${ }^{\text {TM }}$ topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 1.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the current consumption of the IC to achieve high efficiency over the entire load current range. DCS-Control ${ }^{\text {TM }}$ supports both operation modes using a single building block and therefore has a seamless transition from PWM to Power Save Mode without effects on the output voltage. The TLV62095 offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

### 7.2 Functional Block Diagram


(1) The resistor is disconnected when EN is high.

### 7.3 Feature Description

### 7.3.1 PWM Operation

At medium to heavy load currents, the device operates with pulse width modulation (PWM) at a nominal switching frequency of 1.4 MHz . As the load current decreases, the converter enters power save mode operation reducing its switching frequency. The device enters power save mode at the boundary to discontinuous conduction mode (DCM).

### 7.3.2 Power Save Mode Operation

As the load current decreases, the converter enters Power Save Mode operation. During Power Save Mode, the converter operates with reduced switching frequency to maintain high efficiency. Power Save Mode is based on a fixed on-time architecture following Equation 1.

$$
\begin{align*}
& \text { ton }=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}} \times 360 \mathrm{~ns} \times 2 \\
& f=\frac{2 \times \mathrm{I} \text { OUT }}{}  \tag{1}\\
& \operatorname{ton}^{2}\left(1+\frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {OUT }}}\right) \times \frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}}
\end{align*}
$$

In Power Save Mode, the output voltage rises slightly above the nominal output voltage in PWM mode. This effect is reduced by increasing the output capacitance or the inductor value. This effect is also reduced by programming the output voltage of the TLV62095 lower than the target value.

### 7.3.3 Low Dropout Operation (100\% Duty Cycle)

The device offers low input to output voltage difference by entering $100 \%$ duty cycle mode. In this mode the high side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage where the output voltage falls below its set point is given by:

$$
\begin{equation*}
\mathrm{V}_{\mathbb{I N ( m i n )}}=\mathrm{V}_{\text {OUT }}+\mathrm{I}_{\text {OUT }} x\left(\mathrm{R}_{\mathrm{DS}(\mathrm{n})}+\mathrm{R}_{\mathrm{L}}\right) \tag{2}
\end{equation*}
$$

Where
$\mathrm{R}_{\mathrm{DS}(o n)}=$ High side FET on-resistance
$R_{L}=D C$ resistance of the inductor

### 7.4 Device Functional Modes

### 7.4.1 Enable (EN)

The device is enabled by setting the EN pin to a logic high. Accordingly, shutdown mode is forced if the EN pin is pulled low with a shutdown current of typically $0.6 \mu \mathrm{~A}$. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of $200 \Omega$ discharges the output through the VOS pin smoothly. An internal pull-down resistor of $400 \mathrm{k} \Omega$ is connected to the EN pin when the EN pin is low. The pulldown resistor is disconnected when the EN pin is high.

### 7.4.2 Soft Startup (SS) and Hiccup Current Limit During Startup

To minimize inrush current during startup, the device has an adjustable startup time depending on the capacitor value connected to the SS pin. The device charges the SS capacitor with a constant current of typically $7.5 \mu \mathrm{~A}$. The feedback voltage follows this voltage divided by 1.56 , until the internal reference voltage of 0.8 V is reached. The soft startup operation is completed once the voltage at the SS capacitor has reached typically 1.25 V . The soft startup time is calculated using Equation 3. The larger the SS capacitor, the longer the soft startup time. The relation between the SS pin voltage and the FB pin voltage is estimated using Equation 4.

$$
\begin{align*}
& t_{S S}=C_{S S} \times \frac{1.25 \mathrm{~V}}{7.5 \mu \mathrm{~A}}  \tag{3}\\
& \mathrm{~V}_{\mathrm{FB}}=\frac{\mathrm{V}_{\mathrm{SS}}}{1.56} \tag{4}
\end{align*}
$$

TLV62095

## Device Functional Modes (continued)

During startup the switch current limit is reduced to $1 / 3$ of its typical current limit of 5.5 A when the output voltage is less than 0.6 V . Once the output voltage exceeds typically 0.6 V , the switch current limit is released to its nominal value. Thus, the device provides a reduced load current of 1.8 A when the output voltage is below 0.6 V . Due to this, a small or no startup time may trigger this reduced switch current limit during startup, especially for larger output capacitor applications. This is avoided by using a larger soft start up capacitance which extends the soft startup time. See Short Circuit Protection (Hiccup-Mode) for details of the reduced current limit during startup. Leaving the SS pin floating sets the minimum startup time (around $50 \mu \mathrm{~s}$ ).

### 7.4.3 Voltage Tracking (SS)

The SS pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in Figure 5. The internal reference voltage follows the voltage at the SS pin with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The device achieves ratiometric or coincidental (simultaneous) output tracking, as shown in Figure 6.


Figure 5. Output Voltage Tracking
The R2 value should be set properly to achieve accurate voltage tracking by taking $7.5 \mu \mathrm{~A}$ soft startup current into account. $1 \mathrm{k} \Omega$ or smaller is a sufficient value for R 2 .

a) Ratiometric Tracking

b) Coincidental Tracking

Figure 6. Voltage Tracking Options
For decreasing the SS pin voltage, the device doesn't sink current from the output when the device is in power save mode. So the resulting decrease of the output voltage may be slower than the SS pin voltage if the load is light. When driving the SS pin with an external voltage, do not exceed the voltage rating of the SS pin which is 7 V.

## Device Functional Modes (continued)

### 7.4.4 Short Circuit Protection (Hiccup-Mode)

The device is protected against hard short circuits to GND and over-current events. This is implemented by a two level short circuit protection. During start-up and when the output is shorted to GND, the switch current limit is reduced to $1 / 3$ of its typical current limit of 5.5 A . Once the output voltage exceeds typically 0.6 V the current limit is released to its nominal value. The full current limit is implemented as a hiccup current limit. Once the internal current limit is triggered 32 times, the device stops switching and starts a new start-up sequence after a typical delay time of $66 \mu \mathrm{~s}$ passed by. The device repeats these cycles until the high current condition is released.

### 7.4.5 Output Discharge Function

To make sure the device starts up under defined conditions, the output gets discharged via the VOS pin with a typical discharge resistor of $200 \Omega$ whenever the device shuts down. This happens when the device is disabled or if thermal shutdown, undervoltage lockout or short circuit hiccup-mode is triggered.

### 7.4.6 Power Good Output

The power good output is low when the output voltage is below its nominal value. The power good becomes high impedance once the output is within $5 \%$ of regulation. The PG pin is an open drain output and is specified to sink up to 1 mA . This output requires a pull-up resistor to be monitored properly. The pull-up resistor cannot be connected to any voltage higher than the input voltage of the device. The PG output can be left floating if unused. Table 1 shows the PG pin logic.

Table 1. Power Good Pin Logic

| Device State |  | PG Logic Status |  |
| :---: | :---: | :---: | :---: |
|  | High Impedance | Low |  |
| Enable (EN=High) | $\mathrm{V}_{\mathrm{FB}} \geq \mathrm{V}_{T H} \mathrm{PG}$ | $\checkmark$ |  |
|  | $\mathrm{V}_{\mathrm{FB}} \leq \mathrm{V}_{T H} \mathrm{PG}$ |  | $\checkmark$ |
| Shutdown (EN=Low) |  |  | $\checkmark$ |
| UVLO | $0.7 \mathrm{~V}<\mathrm{VIN} \leq \mathrm{V}_{\mathrm{UVLO}}$ |  | $\checkmark$ |
| Thermal Shutdown | $\mathrm{T}_{\mathrm{J}}>\mathrm{T}_{\mathrm{SD}}$ |  | $\checkmark$ |
| Power Supply Removal | $\mathrm{V}_{\mathrm{IN}} \leq 0.7 \mathrm{~V}$ |  |  |

### 7.4.7 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 2.2 V with a 200 mV hysteresis.

### 7.4.8 Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically $150^{\circ} \mathrm{C}$ with a $20^{\circ} \mathrm{C}$ hysteresis.

### 7.4.9 Charge Pump (CP, CN)

The CP and CN pins must attach to an external 10 nF capacitor to complete a charge pump for the gate driver. This capacitor must be rated for the input voltage. It is not recommended to connect any other circuits to the CP or CN pins.

TLV62095
www.ti.com

## 8 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TLV62095 is a 4-A high frequency synchronous step-down converter optimized for small solution size, high efficiency and suitable for battery powered applications.

### 8.2 Typical Applications

### 8.2.1 1.8-V Output Converter



Figure 7. TLV62095 Typical Application Circuit

### 8.2.1.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions. For the typical application example, the following input parameters are used.

Table 2. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
| :--- | :--- |
| Input voltage range | 2.5 V to 5.5 V |
| Output voltage | 1.8 V |
| Output ripple voltage | $<30 \mathrm{mV}$ |
| Output current rating | 4 A |

Table 3 shows the list of components for the Application Characteristic Curves.
Table 3. List of Components

| REFERENCE | DESCRIPTION | MANUFACTURER |
| :---: | :--- | :---: |
| TLV62095 | High efficiency step-down <br> converter | Texas Instruments |
| L1 | Inductor: $1 \mu \mathrm{H}$ | Coilcraft XAL4020-102 |
| C1, C2 | Ceramic capacitor: $22 \mu \mathrm{~F}$ | $(6.3 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, 0805)$ |

Table 3. List of Components (continued)

| REFERENCE | DESCRIPTION | MANUFACTURER |
| :---: | :--- | :---: |
| C4, C5 | Ceramic capacitor, 10 nF | Standard |
| R1, R2, R3 | Resistor | Standard |

### 8.2.1.2 Detailed Design Procedure

### 8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TLV62095 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage $\left(\mathrm{V}_{\mathbb{I N}}\right)$, output voltage $\left(\mathrm{V}_{\text {OUT }}\right)$, and output current ( $\mathrm{l}_{\text {OUT }}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 8.2.1.2.2 Output Filter

The first step is the selection of the output filter components. To simplify this process, Table 4 outlines possible inductor and capacitor value combinations.

Table 4. Output Filter Selection

| INDUCTOR VALUE $[\mu \mathrm{H}]^{(1)}$ | OUTPUT CAPACITOR VALUE [ $\mu \mathrm{F}]^{(2)}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 22 | $2 \times 22$ | 100 | 150 |
| 0.47 |  |  |  |  |  |
| 1.0 |  |  | $\sqrt{ }{ }^{(3)}$ | $\checkmark$ | $\checkmark$ |
| 2.2 |  |  |  |  |  |

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by $+20 \%$ and $-30 \%$.
(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by $+20 \%$ and $-50 \%$.
(3) Typical application configuration. Other check mark indicates alternative filter combinations

### 8.2.1.2.3 Inductor Selection

The inductor selection is affected by several parameters like inductor ripple current, output voltage ripple, transition point into Power Save Mode, and efficiency. See Table 5 for typical inductors.

Table 5. Inductor Selection

| INDUCTOR VALUE | COMPONENT SUPPLIER(1) | SIZE (LxWxH mm) | Isat / DCR |
| :---: | :---: | :---: | :---: |
| $1 \mu \mathrm{H}$ | Coilcraft XAL4020-102 | $4.0 \times 4.0 \times 2.1$ | $8.75 \mathrm{~A} / 13.2 \mathrm{~m} \Omega$ |
| $0.47 \mu \mathrm{H}$ | TOKO DFE322512C | $3.2 \times 2.5 \times 1.2$ | $5.9 \mathrm{~A} / 21 \mathrm{~m} \Omega$ |

(1) See Third-Party Products disclaimer

In addition, the inductor has to be rated for the appropriate saturation current and DC resistance (DCR). The inductor needs to be rated for a saturation current as high as the typical switch current limit of 5.5A or according to Equation 5 and Equation 6. Equation 5 and Equation 6 calculate the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The converter efficiency can be taken from the data sheet graphs or $80 \%$ can be used as a conservative approach. The calculation must be done for the maximum input voltage where the peak switch current is highest.

$$
\begin{align*}
& \mathrm{L}_{\mathrm{L}}=\mathrm{I}_{\text {OUT }}+\frac{\Delta_{\mathrm{L}}}{2}  \tag{5}\\
& \mathrm{~L}_{\mathrm{L}}=\mathrm{I}_{\text {OUT }}+\frac{\frac{\mathrm{V}_{\text {OUT }}}{\eta} \times\left(1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} \times \eta}\right)}{2 \times f \times \mathrm{L}} \tag{6}
\end{align*}
$$

where
$f=$ Converter switching frequency (typically 1.4 MHz )
$\mathrm{L}=$ Inductor value
$\eta=$ Estimated converter efficiency (use the number from the efficiency curves or 0.80 as a conservative assumption)
Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of $20 \%$ should be added to cover for load transients during operation.

### 8.2.1.2.4 Input and Output Capacitor Selection

For best output and input voltage filtering, low ESR (X5R or X7R) ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A $22-\mu \mathrm{F}$ or larger input capacitor is recommended. The output capacitor value can range from 10 $\mu \mathrm{F}$ up to $150 \mu \mathrm{~F}$ and beyond. Load transient testing and measuring the bode plot are good ways to verify stability with larger capacitor values.
The recommended typical output capacitor value is $2 \times 22 \mu \mathrm{~F}$ (nominal) and can vary over a wide range as outline in the output filter selection table. Ceramic capacitor have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating.

### 8.2.1.2.5 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$
\begin{align*}
& V_{O U T}=V_{F B} \times\left(1+\frac{R 1}{R 2}\right)=0.8 \mathrm{~V} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)  \tag{7}\\
& \mathrm{R} 2=\frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{I}_{\mathrm{FB}}}=\frac{0.8 \mathrm{~V}}{5 \mu \mathrm{~A}} \approx 160 \mathrm{k} \Omega  \tag{8}\\
& \mathrm{R} 1=\mathrm{R} 2 \times\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}-1\right)=\mathrm{R} 2 \times\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{0.8 \mathrm{~V}}-1\right) \tag{9}
\end{align*}
$$

When sizing R2, in order to achieve low quiescent current and acceptable noise sensitivity, use a minimum of 5 $\mu \mathrm{A}$ for the feedback current $\mathrm{I}_{\mathrm{FB}}$. Larger currents through R2 improve noise sensitivity and output voltage accuracy.

### 8.2.1.3 Application Performance Curves

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{VOUT}=1.8 \mathrm{~V}$, unless otherwise noted.


Figure 8. Efficiency, $\mathrm{V}_{\text {Out }}=1.8 \mathrm{~V}$


Figure 10. Efficiency, $\mathrm{V}_{\text {out }}=2.6 \mathrm{~V}$


Figure 12. Load Regulation, $\mathrm{V}_{\mathrm{OUT}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}$


Figure 9. Efficiency, $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$


Figure 11. Efficiency, $\mathrm{V}_{\text {Out }}=3.3 \mathrm{~V}$


Figure 13. Line Regulation, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1.0 \mathrm{~A}$


Figure 14. Switching Frequency, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$


Figure 16. Output Ripple, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=3.5 \mathrm{~A}$


Figure 18. Startup, Relative to $\mathrm{EN}, \mathrm{R}_{\mathrm{LOAD}}=1.5 \Omega$


Figure 15. Output Ripple, $\mathrm{V}_{\text {OUt }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {OUt }}=100 \mathrm{~mA}$


Figure 17. Startup, Relative to $\mathrm{V}_{\mathrm{IN}}, \mathrm{R}_{\mathrm{LOAD}}=1.5 \Omega$


Figure 19. Load Transient, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$


Figure 20. Load Transient, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$


Figure 21. Short Circuit, HICCUP Protection Entry


Figure 22. Short Circuit, HICCUP Protection Exit

## 9 Power Supply Recommendations

The TLV62095 device has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TLV62095.

## 10 Layout

### 10.1 Layout Guidelines

- It is recommended to place the input capacitor as close as possible to the IC pins PVIN and PGND.
- The VOS connection is noise sensitive and needs to be routed short and direct to the output terminal of the inductor.
- The exposed thermal pad of the package, analog ground (pin 6 ) and power ground (pin 14,15 ) should have a single point connection at the exposed thermal pad of the package. This minimizes switch node jitter.
- The charge pump capacitor connected to CP and CN should be placed close to the IC to minimize coupling of switching waveforms into other traces and circuits.
- Refer to Figure 23 for an example of component placement, routing and thermal design.


### 10.2 Layout Example



Figure 23. TLV62095 PCB Layout

### 10.3 Thermal Consideration

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the powerdissipation limits of a given component. The Thermal Information table provides the thermal metric of the device and its package based on JEDEC standard. For more details on how to use the thermal parameters in real applications, see the application notes: SZZA017 and SPRA953.

## 11 Device and Documentation Support

### 11.1 Device Support

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.1.2 Development Support

### 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TLV62095 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage $\left(\mathrm{V}_{\mathbf{I N}}\right)$, output voltage $\left(\mathrm{V}_{\text {OUT }}\right)$, and output current ( $\mathrm{l}_{\text {OUT }}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.
In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E ${ }^{\text {TM }}$ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV62095RGTR | ACTIVE | VQFN | RGT | 16 | 3000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 130 | Samples |
| TLV62095RGTT | ACTIVE | VQFN | RGT | 16 | 250 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 130 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

- Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV62095RGTR | VQFN | RGT | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TLV62095RGTT | VQFN | RGT | 16 | 250 | 180.0 | 12.5 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TLV62095RGTT | VQFN | RGT | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV62095RGTR | VQFN | RGT | 16 | 3000 | 552.0 | 367.0 | 36.0 |
| TLV62095RGTT | VQFN | RGT | 16 | 250 | 205.0 | 200.0 | 33.0 |
| TLV62095RGTT | VQFN | RGT | 16 | 250 | 552.0 | 185.0 | 36.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | $\mathbf{W}(\mathbf{m m})$ | T $(\boldsymbol{\mu m})$ | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLV62095RGTR | RGT | VQFN | 16 | 3000 | 381 | 4.83 | 2286 | 0 |
| TLV62095RGTT | RGT | VQFN | 16 | 250 | 381 | 4.83 | 2286 | 0 |



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X


NON SOLDER MASK DEFINED (PREFERRED)


SOLDER MASK
DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

