D OR P PACKAGE (TOP VIEW)

ΕN **REF** 

ss [

COMP

3

8 [] V<sub>CC</sub>

TUO [

6 GND

∏ FB

- 1-W Output ( $V_{CC} \ge 4.5 \text{ V}$ )
- 2.7-V to 9-V Input Operating Range
- 78% Typical Efficiency
- 160-kHz Fixed-Frequency Current-Mode **PWM Controller**
- **EN Input Inhibits Operation and Reduces** Supply Current to 1  $\mu$ A
- -40°C to 85°C Free-Air Temperature Range
- Pin-for-Pin Compatible with MAX755

# Output Voltage Limited to $|V_O| \le 12 V - V_{CC}$ **Soft Start** 8-Pin SOIC and DIP Packages


## description

The TPS6755 is an adjustable inverting dc/dc converter capable of operating from inputs as low as 2.7 V. The only external components required are an inductor, an output filter capacitor, an input filter capacitor, a reference filter capacitor, two resistors, and a Schottky rectifier. An enable input is provided to shut down the inverter when an output voltage is not needed. The typical supply current is 1.9 mA at no-load and is further reduced to 1-μA when the enable input is low.

The device features a 160-kHz current-mode pulse-width-modulation (PWM) controller with a p-channel MOSFET power switch. The gate drive uses the converter output to reduce the die area needed to realize the 0.4- $\Omega$  MOSFET. Soft start is accomplished with the addition of one small capacitor at SS. A 1.22-V reference is available for external loads up to 125  $\mu$ A.

The TPS6755 is attractive for board-level dc/dc conversion in computer peripherals and in battery-powered equipment requiring high efficiency and low supply current.

Available in an 8-pin DIP or an 8-pin SOIC package, the TPS6755 operates over a free-air temperature range of  $-40^{\circ}$ C to  $85^{\circ}$ C.



<sup>†</sup>Not required for loads of 100 mA or less

Figure 1. Typical Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **AVAILABLE OPTIONS**

	PACKAGEI	DEVICES	CHIP FORM
TA	SMALL OUTLINE (D)	PLASTIC DIP (P)	(Y)
-40°C to 85°C	TPS6755ID	TPS6755IP	TPS6755Y


The D package is also available taped and reeled (TPS6755IDR).

# functional block diagram



# chip information

These chips, when properly assembled, display characteristics similar to the TPS6755. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



# **Terminal Functions**

TERMI	NAL	DESCRIPTION
NAME	NO.	DESCRIPTION
EN	1	Enable. EN > 2 V turns on the TPS6755. EN ≤ 0.4 V turns it off.
REF	2	1.22-V reference voltage output. REF can source 125 μA for external loads.
SS	3	Soft start. A capacitor between SS and GND brings the output voltage up slowly.
COMP	4	Compensation. A capacitor to ground stabilizes the feedback loop.
FB	5	Feedback. FB connects to the dc/dc converter output.
GND	6	Ground
OUT	7	Power MOSFET drain connection
VCC	8	Supply-voltage input

SLVS155A - NOVEMBER 1996 REVISED DECEMBER 1996

### detailed description

The following descriptions refer to the functional block diagram.

#### current-sense amplifier

The current-sense amplifier, which has a fixed gain of 3, amplifies the slope-compensated current-sense voltage (a summation of the voltage on the current-sense resistor and the oscillator ramp) and feeds it to the PWM comparator.

#### driver latch

The latch, which consists of a set/reset flip-flop and associated logic, controls the state of the power switch by turning the driver on and off. A high output from the latch turns the switch on; a low output turns it off. In normal operation the flip-flop is set high during the clock pulse, but gating keeps the latch output low until the clock pulse is over. The latch is reset when the PWM comparator output goes high.

#### enable (EN)

A logic low on EN puts the TPS6755 in shutdown mode. In shutdown, the output power switch, voltage reference, and other functions shut off and the supply current is reduced to 10  $\mu$ A maximum. The soft-start capacitor is discharged through a 1.2-M $\Omega$  resistance and the output falls to zero volts.

#### error amplifier

The error amplifier is a high-gain differential amplifier used to regulate the converter output voltage. The amplifier generates an error signal, which is fed to the PWM comparator, by comparing a sample of the output voltage to the reference and amplifying the difference. The output sample is obtained from a resistive divider connected between FB and REF. FB is connected externally to the converter output, and the divider output is connected to the error-amplifier input. An 82-pF capacitor connected between COMP and GND is required to stabilize the control loop for loads greater than 100 mA.

#### oscillator and ramp generator

The oscillator circuit provides a 160-kHz clock to set the converter operating frequency, and a timing ramp for slope compensation. The clock waveform is a pulse, a few hundred nanoseconds in duration, that is used to limit the maximum power switch duty cycle to 95%. The timing ramp is summed with the current-sense signal at the input to the current-sense amplifier.

#### overcurrent comparator

The overcurrent comparator monitors the current in the power switch. The comparator trips and initiates a soft-start cycle if the power-switch current exceeds 2 A peak.

#### power switch

The power switch is a  $0.4-\Omega$  p-channel MOSFET with current sensing. The drain is connected to OUT and the source is connected to a current-sense resistor. The voltage across the resistor is proportional to current in the power switch and is tied to the overcurrent comparator and the current-sense amplifier. In normal operation, the power switch is turned on at the start of each clock cycle and turned off when the PWM comparator resets the drive latch.

### **PWM** comparator

The comparator resets the drive latch and turns off the power switch whenever the slope-compensated current-sense signal from the current-sense amplifier exceeds the error signal.

#### reference

The 1.22-V reference is brought out on REF and can source 125- $\mu$ A maximum to external loads. A 10- $\mu$ F capacitor connected between REF and GND is recommended to minimize noise pickup.



SLVS155A – NOVEMBER 1996 REVISED DECEMBER 1996

#### SS clamp

The SS clamp circuit limits the signal level on error-amplifier output during start-up. The voltage on SS is amplified and used to override the error-amplifier output until the error-amplifier voltage rises above that output, at which point the error amplifier takes over. This prevents the input to the PWM comparator from exceeding its common-mode range (i.e., error amplifier output too high to be reached by the current ramp) by limiting the maximum voltage on the error-amplifier output during start-up.

Soft start causes the output voltage to increase to the regulation point at the controlled rate. The voltage on the charging soft-start capacitor gradually raises the clamp on the error amplifier output voltage, limiting surge currents at power up by increasing the current limit threshold on a cycle-by-cycle basis. A soft-start cycle is initiated when either the enable (EN) signal is switched high or an overcurrent fault condition triggers the discharge of the soft-start capacitor.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1175 mW	9.4 mW/°C	752 mW	611 mW

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Pin voltages:		-0.3 V to 9 V -12.5 V
	00	
	SS, COMP, EN voltage range (see Note 1)	0.3 V to V <sub>CC</sub> +0.3 V
Peak switch c	urrent	2 A
Reference cu	rrent	2.5 mA
Continuous to	tal power dissipation	See Dissipation Rating Table
Operating free	e-air temperture range, T <sub>A</sub>	–40°C to 85°C
Storage temp	erature range, T <sub>stg</sub>	–65°C to 150°C
Lead tempera	ture 1,6mm (1/16 inch) from case for 10 s	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### NOTE 1: All voltage values are with respect to network terminal ground.

# recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage	2.7		9	V
Decoupling capacitor		1		μF
Input capacitor		47		μF
Reference capacitor		10		μF
Output capacitor		100		μF
Compensation capacitor		82		pF
Inductor		10		μΗ



SLVS155A – NOVEMBER 1996 REVISED DECEMBER 1996

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V, $I_O$ = 0, EN = 5 V, typical values are at $T_A$ = 25°C (unless otherwise noted) (refer to Figure 15)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Supply current			1.9		mA
Standby current	EN = 0.4 V		1	10	μΑ
High-level input threshold voltage, EN				2	V
Low-level input threshold voltage, EN		0.4			V
Input current, EN		-1		1	μΑ
Impedance, COMP			7.5		kΩ
Oscillator frequency			160		kHz
Reference voltage	I <sub>O(ref)</sub> ≤ 125 μA		1.22		V
Reference drift			50		ppm/°C
On resistance, OUT			0.4		Ω
Leakage current, OUT			20		nA
Startup voltage			2.7		V

# performance characteristics over recommended operating free-air temperature range, typical values at $T_A = 25$ °C (unless otherwise noted) (refer to Figure 15)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Output voltage	V <sub>CC</sub> = 4 V to 7 V I <sub>O</sub> = 0 mA to 200 mA	-4.75	<b>–</b> 5	-5.25	V
	V <sub>CC</sub> = 2.7 V		125		
Load current	V <sub>CC</sub> = 4 V		175		mA
	V <sub>CC</sub> = 4.5 V	200	270		
Line regulation	V <sub>CC</sub> = 4 V		0.4%		
Load regulation	I <sub>O</sub> = 25 mA to 200 mA		0.4%		
Efficiency	I <sub>O</sub> =100 mA		78%		

# typical system waveforms




Figure 2. Switching Waveforms




Figure 3. Output Voltage Ripple






Figure 4. Load Transient Response




Figure 5. Line Transient Response






Figure 6. Enable Response Time

# system typical characteristics




Figure 7





Figure 8








Figure 11




Figure 10





Figure 12





The TPS6755 operates in the voltage-inverting circuit, shown in Figure 15, which can generate an output. The circuit is ideal for applications that require a negative polarity voltage on the output with respect to the input ground, and for energy management systems. The TPS6755 can be placed in a shutdown mode  $(1-\mu A)$  quiescent current by forcing EN low.

#### soft start

The soft-start capacitor provides an orderly start-up of the converter by slowly increasing the switch current limit during power-up. The soft-start timing is controlled by the SS capacitance (see Figure 13 for the capacitance value corresponding to the desired delay time). The switch current limit is proportional to the voltage applied to SS, which is internally pulled to REF by a 1.2-M $\Omega$  resistor. SS can be externally pulled lower than REF to limit the switch current. A UVLO condition or an overcurrent condition initiates an SS cycle by discharging the SS capacitor to ground through an internal transistor. A minimum of a 10-nF capacitor must be connected to SS to current limit correctly.

# inductor selection

The standard 10-μH inductor required by the TPS6755 must have a saturation current greater than the peak switch current at the desired maximum load. Operation over the full voltage range and current range is assured by the 10-μH inductor. To determine the required inductor staturation level, refer to the typical operating characteristics graph for peak inductor current versus load current (see Figure 8).

SLVS155A - NOVEMBER 1996 REVISED DECEMBER 1996

#### **APPLICATION INFORMATION**

# output filter capacitor

A low equivalent series resistance (ESR) output filter capacitor is necessary to minimize the output-ripple voltage. An ESR of  $100 \text{ m}\Omega$  limits the output ripple to 90 mV or less for output loads up to 200 mA.

#### rectifier

A Schottky diode or high-speed silicon rectifier should be used with a maximum continuous current rating of 1 A for operation up to full load.

### output ripple filtering

A low-pass filter may be added to the converter output to reduce the output voltage ripple (see Figure 15). The LC filter has a cutoff frequency of 7.2 kHz. The inductor filter must have a low resistance to avoid large output voltage drops. The output voltage ripple is reduced to 5 mV when the LC output filter is used. FB must be connected to the output node before the connection for the low-pass filter.

#### adjustable output voltage

The output voltage of the TPS6755 is limited to  $|V_O| \le 12 \, \text{V} - \text{V}_{CC}$  and is set by two external resistors, R4 and R5 (see Figure 15). R5 can be set to any value between 10 k $\Omega$  to 20 k $\Omega$ , and R4 is calculated using the following formula: R4 =  $|V_O|$  R5/1.22 V. These resistors form a voltage divider between FB, COMP, and REF. The converter adjusts the output such that COMP level is at GND.

# printed circuit board layout

A ground plane is recommended in a printed circuit board (PCB) layout to ensure quiet operation. Attention should be given to minimizing the lengths of the switching loops. Bypass capacitors should be placed as close to the TPS6755 as possible to prevent instability and noise pickup.  $V_{CC}$  and GND should be bypassed directly with a 1- $\mu$ F ceramic capacitor and a large bypass capacitor (e.g. 47  $\mu$ F) to maximize noise immunity. The TPS6755 should not be used with IC sockets, wire-wrap prototype boards, or other constructions that are susceptible to noise pick-up.






Figure 15. Application Circuit

**Table 1. Bill of Materials** 

QTY		DESCRIPTIO	N		REF DES	MANUFACTURER PART NO.	MANUFACTURER
1	IC	Power supply			U1	TPS6755ID	Texas Instruments
1	Diode	Schottky			D1	1N5817GI	General Instrument
1	Inductor	10 μΗ			L1	DO1608C-103 CD54-100	Coilcraft, Sumida
1	Capacitor	47 μF tantalum	16 V	7343	C1	593D476X9016D2W TPSD476K016R0100	Sprague, AVX
1	Capacitor	100 μF tantalum	10 V	7343	C2	593D107X9010D2W TPSD107D016R0100	Sprague, AVX
1	Capacitor	10 μF tantalum	10 V	3528	C3	293D106X0010B2W 267E 1002 106	Sprague, MATSUO
1	Capacitor	82 pF ceramic	50 V	0805	C4		
1	Capacitor	1 μF ceramic	16 V	1206	C5		
1	Capacitor	0.1 μF ceramic	50 V	0805	C6		
1	Resistor	130 kΩ		0805	R1		
1	Resistor	300 kΩ		0805	R2		
1	Resistor	10 kΩ		0805	R3		
1	Resistor	42.2 kΩ	1%	0805	R4		
1	Resistor	10.2 kΩ	1%	0805	R5		


SLVS155A - NOVEMBER 1996 REVISED DECEMBER 1996

#### **MECHANICAL DATA**

# D (R-PDSO-G\*\*)

#### 14 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
  - D. Four center pins are connected to die mount pad.
  - E. Falls within JEDEC MS-012

#### **MECHANICAL DATA**

# P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

www.ti.com 13-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS6755ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		6755I	Samples
TPS6755IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		67551	Samples
TPS6755IDRG4	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI			Samples
TPS6755IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		TPS6755IP	Samples
TPS6755IPE4	ACTIVE	PDIP	Р	8	50	TBD	Call TI	Call TI			Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6755IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS6755IDR	SOIC	D	8	2500	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

# **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS6755ID	D	SOIC	8	75	505.46	6.76	3810	4
TPS6755IP	Р	PDIP	8	50	506	13.97	11230	4.32

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated