

Sample &

Buy





LM3691

SNVS506J-MAY 2008-REVISED DECEMBER 2015

# LM3691 High-Accuracy, Miniature 1-A Step-Down DC-DC Converter for Portable Applications

Technical

Documents


# 1 Features

- Input Voltage: 2.3 V to 5.5 V
- Output Voltage: 0.75 V to 3.3 V
- ±1% DC Output Voltage Precision
- 4-MHz Switching Frequency
- 64-µA (typical) Quiescent Current in ECO Mode
- 1-A Maximum Load Capability
- Automatic ECO/PWM Mode Switching
- MODE Pin to Select ECO/Forced PWM Mode
- Current Overload and Thermal Shutdown
   Protections
- Only Three Tiny Surface-Mount External Components Required (Solution Size Less Than 15 mm<sup>2</sup>)

# 2 Applications

- Mobile Phones
- Hand-Held Radios
- MP3 Players
- Portable Hard Disk Drives

## **Typical Application Circuit**



# 3 Description

Tools &

Software

The LM3691 step-down DC-DC converter is optimized for powering ultra-low-voltage circuits from a single Li-Ion cell or 3 cell NiMH/NiCd batteries. It provides up to 1-A load current over an input voltage range from 2.3 V to 5.5 V. There are several different fixed voltage output options available.

Support &

Community

The LM3691 has a mode-control pin that allows the user to select Forced PWM mode or ECO mode that changes modes between gated PWM mode and PWM automatically, depending on the load. In ECO mode, the device offers superior efficiency and very low  $I_Q$  under light load conditions. ECO mode extends the battery life through reduction of the quiescent current during light load conditions and system standby.


The LM3691 is available in a 6-pin DSBGA package. Only three external surface-mount components, a  $1-\mu$ H inductor, a  $4.7-\mu$ F input capacitor, and a  $4.7-\mu$ F output capacitor, are required.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (MAX)
LM3691	DSBGA (6)	1.59 mm × 1.295 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Efficiency vs. Output Current (V<sub>OUT</sub> = 1.8 V, ECO Mode)



# **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Volt	age Options 3
6		Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 6
	7.6	Typical Characteristics 7
8	Deta	ailed Description 14
	8.1	Overview 14
	8.2	Functional Block Diagram 14
	8.3	Feature Description 15

	8.4	Device Functional Modes	. 16
9	Appl	ication and Implementation	17
	9.1	Application Information	. 17
	9.2	Typical Application	. 17
10	Pow	er Supply Recommendations	20
11	Layo	out	21
	11.1	Layout Guidelines	. 21
	11.2	Layout Example	. 22
	11.3	DSBGA Package Assembly and Use	. 22
12	Devi	ice and Documentation Support	23
	12.1	Device Support	. 23
	12.2	Documentation Support	. 23
	12.3	Community Resources	. 23
	12.4	Trademarks	. 23
	12.5	Electrostatic Discharge Caution	. 23
	12.6	Glossary	. 23
13	Мес	hanical, Packaging, and Orderable	
	Infor	mation	23

# **4** Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision I (May 2013) to Revision J

Changes from Revision I (May 2013) to Revision J		Page
•	Added Device Information and Pin Configuration and Functions sections, ESD Ratings table, Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections	1
CI	hanges from Revision H (April 2013) to Revision I	Page

•	Changed layout of National Data Sheet to TI format 22

# XAS **ISTRUMENTS**

www.ti.com




# 5 Voltage Options

ORDERABLE DEVICE <sup>(1)(2)</sup>	VOLTAGE OPTION (V)
LM3691TL-0.75/NOPB	0.75
LM3691TLX-0.75/NOPB	0.75
LM3691TL-1.0/NOPB	1
LM3691TLX-1.0/NOPB	1
LM3691TL-1.2/NOPB	1.2
LM3691TLX-1.2/NOPB	1.2
LM3691TL-1.5/NOPB	1.5
LM3691TLX-1.5/NOPB	1.5
LM3691TL-1.8/NOPB	1.8
LM3691TLX-1.8/NOPB	1.8
LM3691TL-2.5/NOPB	2.5
LM3691TLX-2.5/NOPB	2.5
LM3691TL-3.3/NOPB	3.3
LM3691TLX-3.3/NOPB	3.3

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NO.	NAME	ITPE''	DESCRIPTION	
A1	A1 EN I EN pin. The device is in shutdown mode when voltage to this pin is < 0.4 V and enabled when > 1.2 V. Do not leave this pin floating			
A2	VIN	Р	Power supply input. Connect to the input filter capacitor. (See Typical Application Circuit.)	
B1	MODE	I	DDE pin: Mode = 1, forced PWM; mode = 0, ECO not leave this pin floating.	
B2	SW	А	Switching node connection to the internal PFET switch and NFET synchronous rectifier.	
C1	FB	А	eedback analog input. Connect directly to the output filter capacitor. See <i>Typical Application Circuit.</i> )	
C2	GND	G	Ground pin.	

(1) A: Analog Pin, D: Digital Pin, G: Ground Pin, P: Power Pin, I: Input Pin, I/O; Input/Output, O: Output Pin



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
VIN pin to GND	-0.2	6	V
EN, MODE, FB, SW pins	(GND - 0.2)	V <sub>IN</sub> + 0.2	V
Junction temperature (T <sub>J-MAX</sub> )		150	°C
Continuous power dissipation <sup>(3)</sup>	Internally	Limited	
Maximum lead temperature (soldering, 10 seconds)		260	°C
Storage temperature, T <sub>stg</sub>		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the TI Sales Office/Distributors for availability and specifications.

(3) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at  $T_J = 150^{\circ}C$  (typical) and disengages at  $T_J = 130^{\circ}C$  (typical).

# 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharg	Flastrastatia diasharaa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V(ESD)	Electrostatic discharge	Machine model	±200	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Input voltage	2.3	5.5	V
Recommended load current	0	1000	mA
Junction temperature, T <sub>J</sub>	-30	125	°C
Ambient temperature, T <sub>A</sub> <sup>(1)</sup>	-30	85	°C

(1) In applications where high power dissipation and/or poor package resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX</sub>), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>) and the junction to ambient thermal resistance of the package (R<sub>θJA</sub>) in the application, as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX</sub> – (R<sub>θJA</sub> × P<sub>D-MAX</sub>). Due to the pulsed nature of testing the part, the temp in *Electrical Characteristics* is specified as T<sub>A</sub> = T<sub>J</sub>.

## 7.4 Thermal Information

		LM3691         UNIT           YZR (DSBGA)         UNIT           6 PINS         85	
	THERMAL METRIC <sup>(1)</sup>	YZR (DSBGA)	UNIT
		6 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	85	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) Junction-to-ambient thermal resistance is highly application and board layout dependent. In applications where high power dissipation exists, special care must be given to thermal dissipation issues in board design.

# 7.5 Electrical Characteristics

Unless otherwise specified, specifications apply to the LM3691 open-loop *Typical Application Circuit* with  $V_{IN} = EN = 3.6 V$ ; typical limits are for  $T_A = 25^{\circ}C$  and minimum and maximum limits apply over the operating ambient temperature range (-30°C  $\leq T_A = T_J \leq +85^{\circ}C$ ).<sup>(1)(2)(3)</sup>

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V	Easthack voltage	PWM mode no load V <sub>OUT</sub> = 1.1 V to 3.3 V	-1%		1%	
V <sub>FB</sub>	Feedback voltage	PWM mode no load $V_{OUT}$ = 0.75 V to 1 V	-10		10	mV
I <sub>SHDN</sub>	Shutdown supply current	EN = 0 V		0.03	1	μA
I <sub>Q_ECO</sub>	ECO mode I <sub>Q</sub>	ECO mode		64	80	μA
I <sub>Q_PWM</sub>	PWM mode I <sub>Q</sub>	PWM mode		490	600	μA
R <sub>DSON (P)</sub>	Pin-pin resistance for PFET	$V_{IN} = V_{GS} = 3.6 \text{ V}, I_{O} = 200 \text{ mA}$		160	250	mΩ
R <sub>DSON (N)</sub>	Pin-pin resistance for NFET	$V_{IN} = V_{GS} = 3.6 \text{ V}, I_O = -200 \text{ mA}$		115	180	mΩ
I <sub>LIM</sub>	Switch peak current limit	Open loop	1250	1500	1700	mA
VIH	Logic high input		1.2			V
VIL	Logic low input				0.4	V
I <sub>EN,MODE</sub>	Input current			0.01	1	μA
F <sub>SW</sub>	Switching frequency	PWM mode	3.6	4	4.4	MHz
V <sub>ON</sub>	UVLO threshold <sup>(4)</sup>	$V_{IN}$ rising, $T_A = 25^{\circ}C$		2.2	2.29	V
		V <sub>IN</sub> falling		2.1		V
T <sub>STARTUP</sub>	Start time <sup>(5)</sup>	$T_A = 25^{\circ}C$	70	145	300	μs

(1) All voltages are with respect to the potential at the GND pin.

(2) Minimum and maximum limits are specified by design, test or statistical analysis. Typical numbers represent the most likely norm.


(3) The parameters in the electrical characteristic table are tested under open-loop conditions at V<sub>IN</sub> = 3.6 V unless otherwise specified. For performance over the input voltage range and closed loop condition, refer to the datasheet curves.

(4) The UVLO rising threshold minus the falling threshold is always positive.

(5) Specified by design. Not production tested.




### 7.6 Typical Characteristics






# **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**






# **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**






# **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**



TEXAS INSTRUMENTS

www.ti.com


# 8 Detailed Description

### 8.1 Overview

The LM3691, a high-efficiency, step-down DC-DC switching buck converter, delivers a constant voltage from either a single Li-Ion or three cell NiMH/NiCd battery to portable devices such as cell phones and PDAs. Using a voltage mode architecture with synchronous rectification, the LM3691 can deliver up to 1000 mA depending on the input voltage and output voltage, ambient temperature, and the inductor chosen.

There are three modes of operation depending on the current required: pulse width modulation (PWM), ECO, and shutdown. The device operates in PWM mode at load currents of approximately 50 mA (typical) or higher. Lighter output current loads cause the device to automatically switch into ECO mode for reduced current consumption and a longer battery life. Shutdown mode turns off the device, offering the lowest current consumption ( $I_{SHUTDOWN} = 0.03 \,\mu$ A typical). Additional features include soft start, undervoltage protection, current overload protection, and thermal shutdown protection. As shown in *Typical Application Circuit*, only three external power components are required for implementation.

## 8.2 Functional Block Diagram





### 8.3 Feature Description

### 8.3.1 Circuit Operation

The LM3691 operates as follows. During the first portion of each switching cycle, the control block in the LM3691 turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of  $(V_{IN} - V_{OUT})/L$ , by storing energy in a magnetic field. During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of  $-V_{OUT}/L$ .

The output filter stores charge when the inductor current is high, and releases it when low, smoothing the voltage across the load. The output voltage is regulated by modulating the PFET switch on time to control the average current sent to the load. The effect is identical to sending a duty-cycle modulated rectangular wave formed by the switch and synchronous rectifier at the SW pin to a low-pass filter formed by the inductor and output filter capacitor. The output voltage is equal to the average voltage at the SW pin.

#### 8.3.2 PWM Operation

During PWM operation, the converter operates as a voltage-mode controller with input-voltage feed forward. This allows the converter to achieve excellent load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage is introduced. While in PWM mode, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control power to the load. At the beginning of each clock cycle the PFET switch is turned on, and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator can also turn off the switch in case the current limit of the PFET is exceeded. Then the NFET switch is turned on, and the inductor current ramps down. The next cycle is initiated by the clock turning off the NFET and turning on the PFET.




Figure 42. Typical PWM Operation

#### 8.3.2.1 Internal Synchronous Rectification

While in PWM mode, the LM3691 uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

## 8.3.2.2 Current Limiting

A current limit feature allows the LM3691 to protect itself and external components during overload conditions. PWM mode implements current limit using an internal comparator that trips at 1500 mA (typical). If the output is shorted to ground, and the output voltage becomes lower than 0.3V (typical), the device enters a timed current-limit mode where the switching frequency is one fourth, and NFET synchronous rectifier is disabled, thus preventing excess current and thermal runaway.



### Feature Description (continued)

#### 8.3.3 ECO Operation

Setting the MODE pin low places the LM3691 in Auto mode. By doing so the part switches from ECOnomy (ECO) state to forced pulse width modulation (FPWM) state based on output load current. At light loads (less than 50 mA), the converter enters ECO mode. In this mode the part operates with low  $I_Q$ . During ECO operation, the converter positions the output voltage slightly higher (30 mV typical) than the nominal output voltage in FPWM operation. Because the reference is set higher, the output voltage increases to reach the target voltage when the part goes from sleep state to switching state. Once this voltage is reached the converter enters sleep mode, thus reducing switching losses and improving light load efficiency. The output voltage ripple is slightly higher in ECO mode (30 mV peak-to-peak ripple typical).




Figure 43. Typical ECO Operation

### 8.3.4 Soft-Start

The LM3691 has a soft-start circuit that limits in-rush current during start-up. Output voltage increase rate is  $30 \text{ mV/}\mu\text{s}$  (at V<sub>OUT</sub> = 1.8 V typical) during soft start.

#### 8.3.5 Thermal Shutdown Protection

The LM3691 has a thermal overload protection function that operates to protect itself from short-term misuse and overload conditions. When the junction temperature exceeds around 150°C, the device inhibits operation. Both the PFET and the NFET are turned off. When the temperature drops below 130°C, normal operation resumes. Prolonged operation in thermal overload conditions may damage the device and is considered bad practice.

#### 8.3.6 Overtemperature Maximum Load

V <sub>IN</sub>	MAXIMUM LOAD
2.5 V to 5.5 V	1000 mA
2.3 V to 2.5 V	650 mA

### 8.4 Device Functional Modes

#### 8.4.1 Forced PWM Mode

Setting the MODE pin high (> 1.2 V) places the LM3691 in FPWM. The device is in FPWM regardless of the load.

#### 8.4.2 Shutdown Mode

Setting the EN input pin low (< 0.4 V) places the LM3691 in shutdown mode. During shutdown the PFET switch, NFET switch, reference, control and bias circuitry of the LM3691 are turned off. Setting EN high (> 1.2 V) enables normal operation. When turning on the device with EN soft start is activated. EN pin must be set low to turn off the LM3691 during system power up and undervoltage conditions when the supply is less than 2.3 V. Do not leave the EN pin floating.



#### LM3691 SNVS506J – MAY 2008 – REVISED DECEMBER 2015

# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LM3691 step-down DC-DC converter is optimized for powering ultralow-voltage circuits from a single Li-Ion cell (2.7 V to 5.5 V) or 3-cell NiMH/NiCd (2.4 V to 4.5 V) batteries. It provides up to 1-A load current over an input voltage range from 2.3 V to 5.5 V. Seven different fixed voltage output options are available to cover all commonly used voltage rails (0.75 V, 1 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V).

## 9.2 Typical Application




Figure 44. LM3691 Typical Application

#### 9.2.1 Design Requirements

For typical step-down DC-DC applications, use the parameters listed in Table 2.

**Table 2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Minimum input voltage	2.5 V
Minimum output voltage	1.8 V
Output current	150 mA

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Inductor Selection

DC bias current characteristics of inductors must be considered. Different manufacturers follow different saturation current rating specifications, so attention must be given to details. DC bias curves should be requested from the manufacturer as part of the inductor selection process.

Minimum value of inductance to specify good performance is 0.5  $\mu$ H at 1.5 A ( $I_{LIM}$  typical) bias current over the ambient temp range. DC resistance of the inductor must be less than 0.1  $\Omega$  for good efficiency at high-current condition. The inductor AC loss (resistance) also affects conversion efficiency. Higher Q factor at switching frequency usually gives better efficiency at light load to middle load.

Table 3 lists suggested inductors and suppliers.

TDK

Hltachi Metals

FDK

Table 3. Suggested Inductors and Their Suppliers								
MODEL	VENDOR	DIMENSIONS L x W x H (mm)	DCR (mΩ)					
LQM2HPN1R0MG0	Murata	2.5 × 2.0 × 1.0	55					

 $2.5 \times 2.0 \times 1.0$ 

2.5 × 2.0 × 1.0

2.0 × 1.25 × 1.0

#### 9.2.2.2 Input Capacitor Selection

MLP2520S1R0L

KSLI252010BG1R0

MIPSZ2012D1R0

A ceramic input capacitor of 4.7 µF, 6.3 V/10 V is sufficient for most applications. Place the input capacitor as close as possible to the VIN pin and GND pin of the device. A larger value or higher voltage rating may be used to improve input voltage filtering. Use X7R, X5R or B types; do not use Y5V or F. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0402. Minimum input capacitance to ensure good performance is 2.2 µF at maximum input voltage DC bias including tolerances and over ambient temperature range.

The input filter capacitor supplies current to the PFET (high-side) switch in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with sufficient ripple current rating. The input current ripple can be calculated as:

9.2.2.3 Output Capacitor Selection

 $r = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{L \times f \times I_{OUTMAX} \times V_{IN}}$ 

 $I_{RMS} = I_{OUTMAX} x \sqrt{\frac{V_{OUT}}{V_{IN}} x \left(1 - \frac{\overline{V_{OUT}}}{V_{IN}} + \frac{r^2}{12}\right)}$ 

Use a 4.7-µF, 6.3-V ceramic capacitor, X7R, X5R or B types; do not use Y5V or F. DC bias voltage characteristics of ceramic capacitors must be considered. DC bias characteristics vary from manufacturer to manufacturer, and DC bias curves should be requested from the manufacturer as part of the capacitor selection process. The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes, and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low equivalent series resistance (ESR) to perform these functions. Minimum output capacitance to specify good performance is 2.2 µF at the output voltage DC bias including tolerances and over ambient temperature range.

The output voltage ripple is caused by the charging and discharging of the output capacitor and also due to its R<sub>ESR</sub> and can be calculated as:

Voltage peak-to-peak ripple due to capacitance is shown in Equation 2:

$$V_{PP-C} = \frac{4*f*C}{4*f*C}$$

Voltage peak-to-peak ripple due to ESR Equation 3:

$$V_{PP-ESR} = (2 \times I_{RIPPLE}) \times R_{ESR}$$

IRIPPLE

Because these two components are out of phase the RMS value can be used to get an approximate value of peak-to-peak ripple.

Voltage peak-to-peak ripple, root mean squared equals:

$$V_{PP-RMS} = \sqrt{V_{PP-C}^2 + V_{PP-ESR}^2}$$

Note that the output voltage ripple is dependent on the current ripple and the ESR of the output capacitor (R<sub>ESR</sub>). The R<sub>ESR</sub> is frequency dependent (as well as temperature dependent); make sure the value used for calculations is at the switching frequency of the part.

60

80

90

(2)

(3)

(4)

Copyright © 2008–2015, Texas Instruments Incorporated




Table 4 lists suggested capacitors and suppliers.

	••	•	••	
MODEL	TYPE	VENDOR	VOLTAGE RATING (V)	CASE SIZE INCH (mm)
4.7 μF for C <sub>IN</sub> and C <sub>OUT</sub>				
C1608X5R0J475K	Ceramic	TDK	6.3	0603 (1608)
C1608X5R1A475K	Ceramic	TDK	10.0	0603 (1608)

Table 4. Suggested Capacitors and Their Suppliers

# 9.2.3 Application Curves




LM3691

SNVS506J-MAY 2008-REVISED DECEMBER 2015



LM3691

SNVS506J-MAY 2008-REVISED DECEMBER 2015



# **10 Power Supply Recommendations**

The LM3671 is designed to operate from a stable input supply range of 2.3 V to 5.5 V.



# 11 Layout

# 11.1 Layout Guidelines

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter device, resulting in poor regulation or instability. In particular parasitic inductance from extra-long PCB trace lengths can cause additional noise voltages through L x di/dt that adversely affect the DC-DC converter device circuitry. Good layout for the LM3691 can be implemented by following a few simple design rules.

- 1. Place the inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise.
- 2. Place the capacitors and inductor close to the LM3691. Place the  $C_{IN}$  capacitor as close to the VIN and GND pads as possible. Place the  $C_{OUT}$  capacitor as close to the VOUT and GND connections as possible.
- 3. Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor, through the buck and inductor to the output filter capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled up from ground, through the buck by the inductor, to the output filter capacitor and then back through ground, forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
- 4. Connect the ground pins of the buck and filter capacitors together using generous component-side copper fill as a pseudo-ground plane. Connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the buck by giving it a low-impedance ground connection.
- 5. Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors by resistive losses across the traces. Even 1 mm of fine trace creates parasitic inductance that can undesirably affect performance from increased L × di/dt noise voltages.
- 6. Route noise sensitive traces, such as the voltage feedback path, away from noisy traces between the power components. The voltage feedback trace must remain close to the buck circuit, must be routed directly from FB to VOUT at the output capacitor, and must be routed opposite to noise components. This reduces EMI radiated onto the voltage feedback trace of the DC-DC converter.



## 11.2 Layout Example




Figure 53. LM3291 Layout Example

# 11.3 DSBGA Package Assembly and Use

Use of the DSBGA package requires specialized board layout, precision mounting, and careful re-flow techniques, as detailed in TI Application Note *DSBGA Wafer Level Chip Scale Package* (SNVA009). Refer to the section *Surface Mount Assembly Considerations*. For best results in assembly, alignment ordinals on the PC board must be used to facilitate placement of the device. The pad style used with DSBGA package must be the NSMD (non-solder mask defined) type. This means that the solder-mask opening is larger than the pad size. This prevents a lip that otherwise forms if the solder-mask and pad overlap, from holding the device off the surface of the board and interfering with mounting. See SNVA009 for specific instructions how to do this.

The 6-pin package used for LM3691 has 300-micron solder balls and requires 10.82 mils pads for mounting on the circuit board. The trace to each pad must enter the pad with a 90° entry angle to prevent debris from being caught in deep corners. Initially, the trace to each pad must be 7-mil wide, for a section approximately 7-mil long or longer, as a thermal relief. Then each trace must neck up or down to its optimal width. The important criteria is symmetry. This ensures the solder bumps on the LM3691 re-flow evenly and that the device solders level to the board. In particular, special attention must be paid to the pads for bumps A2 and C2, because GND and  $V_{IN}$  are typically connected to large copper planes.

The DSBGA package is optimized for the smallest possible size in applications with red or infrared opaque cases. Because the DSBGA package lacks the plastic encapsulation characteristic of larger devices, it is vulnerable to light. Backside metallization and/or epoxy coating, along with front side shading by the printed circuit board, reduce this sensitivity. However, the package has exposed die edges. In particular, DSBGA devices are sensitive to light, in the red and infrared range, shining on the exposed die edges of the package.



# **12 Device and Documentation Support**

## 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For additional information, see the following:

TI Application Note DSBGA Wafer Level Chip Scale Package (SNVA009)

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM3691TL-0.75/NOPB	ACTIVE	DSBGA	YZR	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-30 to 85	V	Samples
LM3691TL-1.0/NOPB	ACTIVE	DSBGA	YZR	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		F	Samples
LM3691TL-1.2/NOPB	ACTIVE	DSBGA	YZR	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-30 to 85	Х	Samples
LM3691TL-1.5/NOPB	ACTIVE	DSBGA	YZR	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-30 to 85	Y	Samples
LM3691TL-1.8/NOPB	ACTIVE	DSBGA	YZR	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-30 to 85	Z	Samples
LM3691TL-2.5/NOPB	ACTIVE	DSBGA	YZR	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		8	Samples
LM3691TL-3.3/NOPB	ACTIVE	DSBGA	YZR	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		Т	Samples
LM3691TLX-1.0/NOPB	ACTIVE	DSBGA	YZR	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		F	Samples
LM3691TLX-1.2/NOPB	ACTIVE	DSBGA	YZR	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-30 to 85	Х	Samples
LM3691TLX-1.5/NOPB	ACTIVE	DSBGA	YZR	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-30 to 85	Y	Samples
LM3691TLX-1.8/NOPB	ACTIVE	DSBGA	YZR	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-30 to 85	Z	Samples
LM3691TLX-2.5/NOPB	ACTIVE	DSBGA	YZR	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		8	Samples
LM3691TLX-3.3/NOPB	ACTIVE	DSBGA	YZR	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		Т	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



10-Dec-2020

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3691TL-0.75/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TL-1.0/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TL-1.2/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TL-1.5/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TL-1.8/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TL-2.5/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TL-3.3/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TLX-1.0/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TLX-1.2/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TLX-1.5/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TLX-1.8/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TLX-2.5/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1
LM3691TLX-3.3/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1




# PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3691TL-0.75/NOPB	DSBGA	YZR	6	250	208.0	191.0	35.0
LM3691TL-1.0/NOPB	DSBGA	YZR	6	250	208.0	191.0	35.0
LM3691TL-1.2/NOPB	DSBGA	YZR	6	250	208.0	191.0	35.0
LM3691TL-1.5/NOPB	DSBGA	YZR	6	250	208.0	191.0	35.0
LM3691TL-1.8/NOPB	DSBGA	YZR	6	250	208.0	191.0	35.0
LM3691TL-2.5/NOPB	DSBGA	YZR	6	250	208.0	191.0	35.0
LM3691TL-3.3/NOPB	DSBGA	YZR	6	250	208.0	191.0	35.0
LM3691TLX-1.0/NOPB	DSBGA	YZR	6	3000	208.0	191.0	35.0
LM3691TLX-1.2/NOPB	DSBGA	YZR	6	3000	208.0	191.0	35.0
LM3691TLX-1.5/NOPB	DSBGA	YZR	6	3000	208.0	191.0	35.0
LM3691TLX-1.8/NOPB	DSBGA	YZR	6	3000	208.0	191.0	35.0
LM3691TLX-2.5/NOPB	DSBGA	YZR	6	3000	208.0	191.0	35.0
LM3691TLX-3.3/NOPB	DSBGA	YZR	6	3000	208.0	191.0	35.0

# YZR0006



B. This drawing is subject to change without notice.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated