
The TL087, TL088, and TL287 are obsolete and are no longer supplied.


SLOS082B - MARCH 1979 REVISED - JULY 2004

- Low Input Offset Voltage . . . 0.5 mV Max
- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- High Input Impedance . . . JFET-Input Stage



NC - No internal connection

- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate . . . 18 V/μs Typ
- Low Total Harmonic Distortion 0.003% Typ



description/ordering information

These JFET-input operational amplifiers incorporate well-matched high-voltage JFET and bipolar transistors in a monolithic integrated circuit. They feature low input offset voltage, high slew rate, low input bias and offset currents, and low temperature coefficient of input offset voltage. Offset-voltage adjustment is provided for the TL087 and TL088.

The C-suffix devices are characterized for operation from 0° C to 70° C, and the I-suffix devices are characterized for operation from -40° C to 85° C. The M-suffix devices are characterized for operation over the full military temperature range of -55° C to 125° C.

ORDERING INFORMATION

T _A	TYPE	V _{IO} MAX AT 25°C	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	Dual	1 mV	PDIP (P)	Tube of 50	TL288CP	TL288CP

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLOS082B - MARCH 1979 REVISED - JULY 2004

symbol (each amplifier)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		TL088M TL288M	TL087I TL088I TL287I TL288I	TL087C TL088C TL287C TL288C	UNIT
Supply voltage, VCC+ (see Note 1)	18	18	18	V	
Supply voltage, V _{CC} – (see Note 1)		-18	-18	-18	V
Differential input voltage (see Note 2)		±30	±30	±30	V
Input voltage (see Notes 1 and 3)		±15	±15	±15	V
Input current, I _I (each Input)	±1	±1	±1	mA	
Output current, IO (each output)		±80	±80	±80	mA
Total V _{CC} + terminal current		160	160	160	mA
Total V _{CC} - terminal current		-160	-160	-160	mA
Duration of output short circuit (see Note 4)		Unlimited	Unlimited	Unlimited	
Continuous total dissipation		S	See Dissipation R	ating Table	
Maximum junction temperature, T _J			150	150	°C
Package thermal impedance, θ_{JA} (see Notes 5 and 6)		85	85	°C/W	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	JG or U package	300	300	300	°C
Storage temperature range, T _{stg}		-65 to 150	-65 to 150	-65 to 150	°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
 - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
 - 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
 - 5. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is PD = $(T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 6. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 7. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
 - 8. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is PD = $(T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 9. The package thermal impedance is calculated in accordance with JESD 51-7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _{A =} 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
U	675 mW	5.4 mW/°C	432 mW	351 mW	135 mW

TL087, TL088, TL287, TL288 JFET-INPUT OPERATIONAL AMPLIFIERS

The TL087, TL088, and TL287 are obsolete and are no longer supplied.

SLOS082B - MARCH 1979 REVISED - JULY 2004

recommended operating conditions

			C-SU	FFIX	I-SUF	FIX	M-SU	FFIX	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
V _{CC}	Supply voltage		±5	±5	±5	±5	±5	±15	V
.,		$V_{CC\pm} = \pm 5 \text{ V}$	-1	4	-1	4	-1	4	.,
V_{IC}	Common-mode input voltage	-11	11	-11	11	-11	11	V	
	la moderni kana	$V_{CC\pm} = \pm 5 \text{ V}$	-1	4	-1	4	-1	4	.,
VI	Input voltage	$V_{CC\pm} = \pm 15 \text{ V}$	-11	11	-11	11	-11	11	V
T _A	Operating free-air temperature		0	70	-40	85	-55	125	°C

operating characteristics $V_{CC}=\pm 15$ V, T_{A} = $25^{\circ}C$

	PARAMETER	TEST C	TEST CONDITIONS			88M	TL087I, TL087C TL088I, TL088C			UNIT
						MAX	MIN	TYP	MAX	
SR	Slew rate at unity gain	V _I = 10 V, C _L = 100 pF,	$R_L = 2 k\Omega$, $A_{VD} = 1$		18		8	18		V/μs
t _r	Rise time	$V_I = 20 \text{ mV},$	$R_L = 2 k\Omega$,		55			55		ns
	Overshoot factor	$C_L = 100 pF,$	$A_{VD} = 1$		25			25		%
V _n	Equivalent input noise voltage	$R_S = 100 \Omega$,	f = 1 kHz		19			19		nV/√ Hz

SLOS082B - MARCH 1979 - REVISED - JULY 2004

electrical characteristics, $V_{CC^{\pm}}$ = $\pm 15~V$

PARAMETER		TEST CONDITIONS†		TL088M TL288M			TL087I TL088I TL287I TL288I			TL087C TL088C TL287C TL288C			UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
		$R_S = 50 \Omega$,	TL087, TL287					0.1	0.5		0.1	0.5		
.,	√ _{IO} Input offset voltage	$V_O = 0$ $T_A = 25^{\circ}C$	TL088, TL288		0.1	3		0.1	1		0.1	1		
V _{IO}		$R_S = 50 \Omega$,	TL087, TL287						2			1.5	mV	
		$V_O = 0$, $T_A = \text{full range}$	TL088, TL288			6			3			2.5		
αVIO	Temperature coefficient of input offset voltage	$R_S = 50 \Omega$,	T _A = 25°C to MAX		10			8			8		μV/°C	
	Innut offset surrent	T _A = 25°C			5			5	100		5	100	pА	
I _{IO}	Input offset current	T _A = full range				25			3			2	nA	
I _{IB}	Input bias current‡	T _A = 25°C			30			30	200		30	200	pА	
		$T_A = full range$				100			20			7	nA	
V	V _{ICR} Common-mode input voltage range	T 05°C		(V _{CC} -)			(V _{CC} -)			(V _{CC} -)	+4		V	
VICR		T _A = 25°C		(V _{CC+})	o -4		(V _{CC+})	to -4		to (V _{CC+})	-4		V	
	Maximum neak to neak	$T_A = 25^{\circ}C$,	$R_L = 10 \text{ k}\Omega$	24	27		24	27		24	27			
$V_{O(PP)}$	Maximum-peak-to-peak output voltage swing	T _A = full range	$R_L \ge 10 \text{ k}\Omega$	24			24			24			V	
			$R_L \ge 2 k\Omega$	20			20			20				
A_{VD}	Large-signal differential	$R_L \ge 2 \text{ k}\Omega,$ $T_A = 25^{\circ}\text{C}$	$V_0 = \pm 10 \text{ V},$	50	105		50	105		50	105		V/mV	
AVD	voltage amplification	$R_L \ge 2 \text{ k}\Omega, \qquad V_O = \pm 10 \text{ V},$ $T_A = \text{full range}$		25			25			25			V/IIIV	
B ₁	Unity-gain bandwidth	T _A = 25°C			3			3			3		MHz	
r _i	Input resistance	T _A = 25°C			10 ¹²			10 ¹²			10 ¹²		Ω	
CMRR	Common–mode rejection ratio	$V_{IC} = V_{ICR} min,$		80	93		80	93		80	93		dB	
k _{SVR}	Supply voltage rejection ratio ($\Delta V_{CC} \pm \Delta V_{IO}$)	$R_S = 50 \ \Omega,$ $V_{CC\pm} = \pm 9 \ V \text{ to}$ $T_A = 25^{\circ}\text{C}$	±15 V,	80	99		80	99		80	99		dB	
Icc	Supply current (per amplifier)	No load, T _A = 25°C	$V_O = 0 V$,		26	2.8		2.6	2.8		2.6	2.8	mA	


[†] All characteristics are measured under open–loop conditions with zero common-mode input voltage, unless otherwise specified. Full range for T_A is –55°C to 125°C for TL_88M; –40°C to 85°C for TL_8_I; and 0°C to 70°C for TL_8_C.



[‡] Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.


t_r - Rise Time

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 1. Slew Rate, Rise/Fall Time, and Overshoot Test Circuit



NOTE A: C_L includes fixture capacitance.

Overshoot




Figure 3. Noise Voltage Test Circuit

Figure 4. Unity-Gain Brandwidth and Phase Margin Test Circuit




Figure 5. Input Bias and Offset **Current Test Circuit**



TL087, TL088, TL287, TL288 JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS082B - MARCH 1979 - REVISED - JULY 2004

typical values

Typical values as presented in this data sheet represent the median (50% point) of device parametric performance.

input bias and offset current


At the picoamp bias current level typical of these JFET operational amplifiers, accurate measurement of the bias current becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied, but with no device in the socket. The device then is inserted in the socket and a second test that measures both the socket leakage and the device input bias current is performed. The two measurements then are subtracted algebraically to determine the bias current of the device.



TYPICAL CHARACTERISTICS

table of graphs

			FIGURE
^α VIO	Temperature coefficient of input offset voltage	Distribution	6, 7
I _{IO}	Input offset current	vs Temperature	8
I _{IB}	Input bias current	vs V _{IC} vs Temperature	9 8
VI	Common-mode input voltage range limits	vs V _{CC} vs Temperature	10 11
V_{ID}	Differential input voltage	vs Output voltage	12
V _{OM}	Maximum peak output voltage swing	vs V _{CC} vs Output current vs Frequency vs Temperature	13 17 14, 15, 16 18
A _{VD}	Differential voltage amplification	vs R _L vs Frequency vs Temperature	19 20 21
z _o	Output impedance	vs Frequency	24
CMRR	Common-mode rejection ratio	vs Frequency vs Temperature	22 23
k _{SVR}	Supply-voltage rejection ratio	vs Temperature	25
los	Short-circuit output current	vs V _{CC} vs Time vs Temperature	26 27 28
I _{CC}	Supply current	vs V _{CC} vs Temperature	29 30
SR	Slew rate	vs R _L vs Temperature	31 32
	Overshoot factor	vs C _L	33
V _n	Equivalent input noise voltage	vs Frequency	34
THD	Total harmonic distortion	vs Frequency	35
B ₁	Unity-gain bandwidth	vs V _{CC} vs Temperature	36 37
φm	Phase margin	vs V _{CC} vs C _L vs Temperature	38 39 40
	Phase shift	vs Frequency	20
	Pulse response	Small-signal Large-signal	41 42





20 172 Amplifiers Tested From 2 Wafer Lots $V_{CC\pm} = \pm 15 \text{ V}$ $T_A = 25^{\circ}C$ to $125^{\circ}C$ Percentage of Amplifiers - % P Package 15 One unit at – 34.6 μ V/°C 5 30 -30 -10 10 20 -20 α_{VIO} – Temperature Coefficient – $\mu\text{V/}^{\circ}\text{C}$

DISTRIBUTION OF TL288

INPUT OFFSET VOLTAGE

TEMPERATURE COEFFICIENT

Figure 7






Figure 8

INPUT BIAS CURRENT COMMON-MODE INPUT VOLTAGE




Figure 9


[†] Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.



 $|V_{CC\pm}|$ - Supply Voltage - V

Figure 13

TYPICAL CHARACTERISTICS[†]



 V_{ID} - Differential Input Voltage - μ V



[†] Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs FREQUENCY




Figure 14

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE






Figure 15

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE



MAXIMUM PEAK OUTPUT VOLTAGE



[†] Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.



LARGE-SIGNAL VOLTAGE AMPLIFICATION

TYPICAL CHARACTERISTICS[†]

MAXIMUM PEAK OUTPUT VOLTAGE FREE-AIR TEMPERATURE 16 $R_L = 10 \text{ k}\Omega$ V_{OM} - Maximum Peak Output Voltage - V 12 $R_L = 2 k\Omega$ V_{OM+} 8 4 $V_{CC\pm} = \pm 15 \text{ V}$ 0 -4 -8 V_{OM} $R_L = 2 k\Omega$ -12 $R_L = 10 \text{ k}\Omega$ -16 -75 -50 25 50 75 100 125 T_A - Free-Air Temperature - °C



LOAD RESISTANCE 250 A_{VD} - Differential Voltage Amplification - V/m V $V_0 = \pm 1 V$ T_A = 25°C 200 $V_{CC\pm} = \pm 15 \text{ V}$ 150 $V_{CC\pm} = \pm 5 V$ 100 50 0 0.4 10 100 R_I - Load Resistance - $k\Omega$

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 20

LARGE-SIGNAL VOLTAGE AMPLIFICATION

Figure 19



[†] Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.

COMMON-MODE REJECTION RATIO FREQUENCY 100 CMRR - Common-Mode Rejection Ratio - dB $V_{CC\pm} = \pm 15 \text{ V}$ 90 T_A = 25°C 80 70 60 50 40 30 20 10 0 100 100 k 10 M 10 10 k 1 M 1 k f - Frequency - Hz

Figure 22




Figure 23






Figure 24

SUPPLY-VOLTAGE REJECTION RATIO




[†] Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.






SHORT-CIRCUIT OUTPUT CURRENT



† Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.





[†] Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.

Figure 31




EQUIVALENT INPUT NOISE VOLTAGE

FREQUENCY


TYPICAL CHARACTERISTICS[†]


100




V_n − Equivalent Input Noise Voltage − nV/√Hz $V_{CC\pm} = \pm 15 \text{ V}$ $R_S = 100 \Omega$ 70 $T_A = 25^{\circ}C$ See Figure 3 50 40 30 20 10 10 100 100 k 10 k 1 k f - Frequency - Hz


Figure 33







[†] Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.











[†] Data at high and low temperatures are applicable within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS




Figure 41




Figure 42

TYPICAL APPLICATION DATA

output characteristics

All operating characteristics are specified with 100-pF load capacitance. These amplifiers will drive higher capacitive loads; however, as the load capacitance increases, the resulting response pole occurs at lower frequencies, causing ringing, peaking, or even oscillation. The value of the load capacitance at which oscillation occurs varies with production lots. If an application appears to be sensitive to oscillation due to load capacitance, adding a small resistance in series with the load should alleviate the problem. Capacitive loads of 1000 pF, and larger, may be driven if enough resistance is added in series with the output (see Figure 43).




Figure 43. Effect of Capacitive Loads




Figure 44. Test Circuit for Output Characteristics



SLOS082B - MARCH 1979 - REVISED - JULY 2004

TYPICAL APPLICATION DATA

input characteristics

These amplifiers are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction.

Because of the extremely high input impedance and resulting low bias current requirements, these amplifiers are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets easily can exceed bias current requirements and cause degradation in system performance. It is good practice to include guard rings around inputs (see Figure 45). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input.




Figure 45. Use of Guard Rings

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of these amplifiers result in a very low current noise. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω .

www.ti.com 8-Nov-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL288CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL288CP	Samples
TL288CPE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL288CP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2021

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL288CP	Р	PDIP	8	50	506	13.97	11230	4.32
TL288CPE4	Р	PDIP	8	50	506	13.97	11230	4.32

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated