

Sample &

Buy



OPA4277-EP

SBOS714-NOVEMBER 2014

OPA4277-EP High Precision Operational Amplifier

Technical

Documents

1 Features

- Ultra-Low Offset Voltage: 10 µV
- Ultra-Low Drift: ±0.1 µV/°C
- High Open-Loop Gain: 134 dB
- High Common-Mode Rejection: 140 dB
- High-Power Supply Rejection: 130 dB
- Low Bias Current: 1-nA Max
- Wide Supply Range: ±2 to ±18 V
- Low Quiescent Current: 800 µA/Amplifier
- Supports Defense, Aerospace, and Medical Applications
 - Controlled Baseline
 - One Assembly and Test Site
 - One Fabrication Site
 - Available in Military (–55°C to 125°C) Temperature Range
 - Extended Product Life Cycle
 - Extended Product-Change Notification
 - Product Traceability

2 Applications

- Transducer Amplifier
- Bridge Amplifier
- Temperature Measurements
- Strain Gage Amplifier
- Precision Integrator
- Battery Powered Instruments
- Test Equipment

3 Description

Tools &

Software

The OPA4277-EP precision operational amplifier replaces the industry standard OP-177. It offers improved noise, wider output voltage swing, and is twice as fast with half the quiescent current. Features include ultra-low offset voltage and drift, low bias current, high common-mode rejection, and high power supply rejection.

Support &

Community

....

The OPA4277-EP operates from ± 2 - to ± 18 -V supplies with excellent performance. Unlike most operational amplifiers which are specified at only one supply voltage, the OPA4277-EP precision operational amplifier is specified for real-world applications; a single limit applies over the ± 5 - to ± 15 -V supply range. High performance is maintained as the amplifier swings to the specified limits. Because the initial offset voltage (± 20 - μ V max) is so low, user adjustment is usually not required.


The OPA4277-EP is easy to use and free from phase inversion and overload problems found in some operational amplifiers. It is stable in unity gain and provides excellent dynamic behavior over a wide range of load conditions. The OPA4277-EP features completely independent circuitry for lowest crosstalk and freedom from interaction, even when overdriven or overloaded.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA4277MDTEP	SOIC (14)	3.91 mm × 8.65 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	Handling Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	5
	6.6	Typical Characteristics	6
7	Deta	ailed Description	10
	7.1	Overview	10


	7.2	Functional Block Diagram	10
	7.3	Feature Description	10
8	Арр	lication and Implementation	11
	8.1	Application Information	11
	8.2	Typical Application	11
9	Pow	er Supply Recommendations	14
10	Lay	out	14
	10.1	Layout Guidelines	14
	10.2	Layout Example	15
11		ice and Documentation Support	
	11.1	Trademarks	16
	11.2	Electrostatic Discharge Caution	16
	11.3	Glossary	16
12		hanical, Packaging, and Orderable mation	16

4 Revision History

DATE	REVISION	NOTES		
November 2014	*	Initial release.		



5 Pin Configuration and Functions



Pin Functions

Р	PIN		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
OUT A	1	0	Amplifier output A
–IN A	2	I	Inverting amplifier input A
+IN A	3	I	Noninverting amplifier input A
V+	4	Р	Positive amplifier power supply input
+IN B	5	I	Noninverting amplifier input B
–IN B	6	I	Inverting amplifier input B
OUT B	7	0	Amplifier output B
OUT C	8	0	Amplifier output C
–IN C	9	I	Inverting amplifier input C
+IN C	10	I	Noninverting amplifier input C
V–	11	Р	Negative amplifier power supply input
+IN D	12	I	Noninverting amplifier input D
–IN D	13	I	Inverting amplifier input D
OUT D	14	0	Amplifier output D

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) ⁽¹⁾

	MIN	MAX	UNIT
Supply voltage		36	V
Input voltage	(V–) – 0.7	(V+) + 0.7	V
Output short circuit	Continuous		
Operating temperature	-55	125	°C
Junction temperature		150	°C
Lead temperature (soldering, 10 s)		300	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature	range	-55	125	°C
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2000	2000	V
V _(ESD)	discharge	Machine model (MM)	-100	100	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	Dual supply voltage	±5	±15	V
TJ	Operating junction temperature	-55	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		LINUT
		D (14 PINS)	UNIT
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	66.3	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	19.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	26.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.1	C/VV
Ψ _{JB}	Junction-to-board characterization parameter	26.2	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

At T_J = 25°C, and R_L = 2 kΩ, V_S = ±5 to ±15 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET \	/OLTAGE	· · · · · · · · · · · · · · · · · · ·					
N /	Input offset voltage			±20	±65		
V _{OS}	Input offset voltage over temperature	T _J = -55°C to 125°C			±140	μV	
dV _{OS} /d _T	Input offset voltage drift			±0.15		μV/°C	
		vs time		0.2		µV/mo	
PSRR	Input offset voltage	vs power supply, $V_S = \pm 2$ to ± 18 V		±0.3	±1	μV/V	
	input onset voltage	$T_J = -55^{\circ}C$ to 125°C; $V_S = \pm 2$ to ±18 V			±1	μV/V	
	Channel separation	dc		0.1		μV/V	
INPUT BI	AS CURRENT	· · · · ·					
	Least bire summer			±0.5	±2.8		
I _B	Input bias current	T _J = -55°C to 125°C			±7.5	nA	
	land the stand summer t			±0.5	±2.8		
l _{os}	Input offset current	T _J = -55°C to 125°C			±7.5	nA	
NOISE		· ŀ					
	Input voltage noise	f = 0.1 to 10 Hz		0.22		μV _{pp}	
		<i>f</i> = 10 Hz		12			
e _n	Input voltage noise density	f = 100 Hz		8		nV/√Hz	
		f = 1 kHz		8			
		f = 10 kHz		8			
in	Current noise density	f = 1 kHz		0.2		pA/√Hz	
INPUT VO	DLTAGE	· · · ·					
V _{CM}	Common-mode voltage range		(V–) + 2		(V+) – 2	V	
		$V_{CM} = (V-) + 2 V$ to $(V+) - 2 V$	115	140			
CMRR	Common-mode rejection	$T_J = -55^{\circ}C \text{ to } 125^{\circ}C; V_{CM} = (V-) + 2$ V to (V+) - 2 V	115			dB	
INPUT IM	PEDANCE						
	Differential			100 3		MΩ pF	
	Common mode	$V_{CM} = (V-) + 2 V$ to $(V+) - 2 V$		250 3		GΩ∥pF	
OPEN-LO	OP GAIN	· · · ·					
		$\label{eq:VO} \begin{array}{l} V_{O} = (V-) + 0.5 \ V \ to \ (V+) - 1.2 \ V, \\ R_{L} = 10 \ k\Omega \end{array}$		140			
A _{OL}	Open-loop voltage gain	$V_{O} = (V-) + 1.5 V \text{ to } (V+) - 1.5 V,$ $R_{L} = 2 k\Omega$	126	134		dB	
		$ \begin{array}{l} T_{J}=-55^{\circ}C \ to \ 125^{\circ}C; \ V_{O}=(V-)+\\ 1.5 \ V \ to \ (V+)-1.5 \ V, \ R_{L}=2 \ k\Omega \end{array} $	126				
FREQUEN	ICY RESPONSE						
GBW	Gain-bandwidth product			1		MHz	
SR	Slew rate			0.8		V/µs	
	Sotting time	0.1%, V _S = ±15 V, G = 1, 10-V step		14			
	Setting time	0.01%, V _S = ±15 V, G = 1, 10-V step		16		μs	
THD + N	Total harmonic distortion + noise	1 kHz, G = 1, V _O = 3.5 Vrms		0.002%			

TEXAS INSTRUMENTS

www.ti.com


Electrical Characteristics (continued)

At $T_1 = 25^{\circ}C_1$ and R_1	= 2 k Ω . V _s = ±5 to ±15 V	(unless otherwise noted)
		(

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
V		$T_J = -55^{\circ}C$ to 125°C; $R_L = 10 \text{ k}\Omega$	(V–) + 0.5	(V·	+) – 1.2	V
Vo	Voltage output	$T_J = -55^{\circ}C$ to 125°C; $R_L = 2 \text{ k}\Omega$	(V–) + 1.5	(V	+) – 1.5	v
I _{SC}	Short-circuit current			±35		mA
C _{LOAD}	Capacitive load drive		See Typic	al Characterist	ics	
POWER	SUPPLY					
Vs	Specified voltage		±5		±15	V
	Operating voltage		±2		±18	V
	Quiescent current (per amplifier)	I _O = 0		±790	±825	
IQ		$T_J = -55^{\circ}C$ to 125°C; $I_O = 0$			±900	μA

6.6 Typical Characteristics


At T_J = 25°C, V_S = ±15 V, and R_L = 2 kΩ, unless otherwise noted.





Typical Characteristics (continued)

At $T_J = 25^{\circ}C$, $V_S = \pm 15$ V, and $R_L = 2 \text{ k}\Omega$, unless otherwise noted.




OPA4277-EP SBOS714-NOVEMBER 2014

XAS STRUMENTS

www.ti.com

Typical Characteristics (continued)




8

Figure 15. Settling Time vs Closed-Loop Gain



Typical Characteristics (continued)

At $T_J = 25^{\circ}C$, $V_S = \pm 15$ V, and $R_L = 2$ k Ω , unless otherwise noted.




7 Detailed Description

7.1 Overview

The OPA4277-EP precision operational amplifier replaces the industry standard OP-177. It offers improved noise, wider output voltage swing, and is twice as fast with half the quiescent current. Features include ultra-low offset voltage and drift, low bias current, high common-mode rejection, and high power supply rejection.

7.2 Functional Block Diagram



7.3 Feature Description

The OPA4277-EP operates from ±2- to ±18-V supplies with excellent performance. Unlike most operational amplifiers which are specified at only one supply voltage, the OPA4277-EP precision operational amplifier is specified for real-world applications; a single limit applies over the ±5- to ±15-V supply range. High performance is maintained as the amplifier swings to the specified limits. Because the initial offset voltage (±50 μ V max) is so low, user adjustment is usually not required.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The OPA4277 is unity-gain stable and free from unexpected output phase reversal, making it easy to use in a wide range of applications. Applications with noisy or high-impedance power supplies may require decoupling capacitors close to the device pins. In most cases, 0.1-µF capacitors are adequate.

8.2 Typical Application




Figure 22. OPA4277 Offset Voltage Trim Circuit

8.2.1 Design Requirements

For the thermocouple low-offset, low-drift loop measurement with diode cold junction compensation (see Figure 25), Table 1 lists the design parameters needed with gain = 50.

$$G = 1 + \frac{2R_F}{R} = 50$$

(1)

Table	1.	Design	Parameters
-------	----	--------	------------

DESIGN PARAMETER	EXAMPLE VALUE				
R _F	10 kΩ				
R	412 Ω				

8.2.2 Detailed Design Procedure

8.2.2.1 Offset Voltage Adjustment

The OPA27 is laser-trimmed for very-low offset voltage and drift so most circuits do not require external adjustment. However, offset voltage trim connections are provided on pins 1 and 8. The user can adjust offset voltage by connecting a potentiometer as shown in Figure 22. Only use this adjustment to null the offset of the operational amplifier. This adjustment should not be used to compensate for offsets created elsewhere in a system because this can introduce additional temperature drift.

8.2.2.2 Input Protection

The inputs of the OPA4277 are protected with 1-k Ω series input resistors and diode clamps. The inputs can withstand ±30-V differential inputs without damage. The protection diodes conduct current when the inputs are overdriven. This may disturb the slewing behavior of unity-gain follower applications, but will not damage the operational amplifier.

8.2.2.3 Input Bias Current Cancellation

The input stage base current of the OPA4277 is internally compensated with an equal and opposite cancellation circuit. The resulting input bias current is the difference between the input stage base current and the cancellation current. This residual input bias current can be positive or negative.

When the bias current is canceled in this manner, the input bias current and input offset current are approximately the same magnitude. As a result, it is not necessary to use a bias current cancellation resistor, as is often done with other operational amplifiers (see Figure 23). A resistor added to cancel input bias current errors may actually increase offset voltage and noise.

ΛW

OPA427

(b)

cancellation resistor

No bias current cancellation resistor (see text)

OPA4277 with no external bias current

ΛW

Op Amp

= R₂ || R.

(a)

current cancellation resistor


Conventional op amp with external bias



٨R R+∆F OPA4277 V-R₁ R_2 \mathcal{M} For integrated solution see: INA126, INA2126 (dual)

INA125 (on-board reference) INA122 (single-supply)

Figure 24. Load Cell Amplifier







I_{REG}∼ 1mA 5V 12 VLIN 14 1/2 13 I_{R1} V_{IN}^{+} I_{R2} OPA427 10 Type J V_{REG} R_F 10kΩ 4 R_G M $\begin{cases} R_{G} \\ 1250\Omega \end{cases}$ R 412Ω XTR105 В R_F 10kΩ 3 W Е R_{G} 1/2 ≷ 2 V_{IN}^{-} 1kΩ OPA4277 I_{RE} $I_{O} = 4mA + (V_{IN}^{+} - V_{IN}^{-}) \frac{40}{R_{G}}$ V-6 \geq 50 Ω $\sum_{25\Omega}$ R_{CM} = 1250Ω \sim $(G = 1 + \frac{2R_F}{R} = 50)$ 0.01µF

Figure 25. Thermocouple Low Offset, Low Drift Loop Measurement With Diode Cold Junction Compensation

8.2.3 Application Curve




Figure 26. Warm-Up Offset Voltage Drift



9 Power Supply Recommendations

OPA4277 operates from ±2- to ±18-V supplies with excellent performance. Unlike most operational amplifiers which are specified at only one supply voltage, the OPA4277 is specified for real-world applications; a single limit applies over the ±5- to ±15-V supply range. This allows a customer operating at $V_s = \pm 10$ V to have the same assured performance as a customer using ±15-V supplies. In addition, key parameters are assured over the specified temperature range, -55°C to 125°C. Most behavior remains unchanged through the full operating voltage range (±2 to ±18 V). Parameters which vary significantly with operating voltage or temperature are shown in the typical performance curves.

10 Layout

10.1 Layout Guidelines

The leadframe die pad should be soldered to a thermal pad on the PCB. Mechanical drawings located in *Mechanical, Packaging, and Orderable Information* show the physical dimensions for the package and pad.

Soldering the exposed pad significantly improves board-level reliability during temperature cycling, key push, package shear, and similar board-level tests. Even with applications that have low-power dissipation, the exposed pad must be soldered to the PCB to provide structural integrity and long-term reliability.

The OPA4277 has very-low offset voltage and drift. To achieve highest performance, optimize circuit layout and mechanical conditions. Offset voltage and drift can be degraded by small thermoelectric potentials at the operational amplifier inputs. Connections of dissimilar metals generate thermal potential, which can degrade the ultimate performance of the OPA4277. Cancel these thermal potentials by assuring that they are equal in both input terminals.

- Keep the thermal mass of the connections made to the two input terminals similar.
- Locate heat sources as far as possible from the critical input circuitry.
- Shield operational amplifier and input circuitry from air currents such as cooling fans.



10.2 Layout Example




Figure 27. Board Layout Example



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA4277MDTEP	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-55 to 125	OPA4277EP	Samples
V62/14625-01XE	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-55 to 125	OPA4277EP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF OPA4277-EP :

Catalog: OPA4277

• Space: OPA4277-SP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4277MDTEP	SOIC	D	14	250	180.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

30-Nov-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPA4277MDTEP	SOIC	D	14	250	210.0	185.0	35.0	

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated