


Sample &

Buv





SNOS976M-NOVEMBER 2001-REVISED SEPTEMBER 2016

Support &

Community

....

LMV98x-N Small, Low-Power, 1.8-V RRIO Operational Amplifiers With Shutdown

Technical


Documents

Features 1

- Ensured 1.8-V, 2.7-V, and 5-V Specifications
- Output Swing:
 - 600-Ω Load: 80-mV from Rail
 - 2-kΩ Load: 30-mV from Rail
- V_{CM} 200 mV Beyond Rails
- Supply Current (Per Channel): 100 µA
- Gain Bandwidth Product: 1.4 MHz
- Maximum Vos: 4 mV
- Gain with 600-Ω Load: 101 dB
- Ultra-Small Package: DSBGA 1.0 mm x 1.5 mm
- Turnon Time from Shutdown: 19 µs
- Independent Shutdown on Dual
- Temperature Range: -40°C to 125°C

Applications 2

- Industrial and Automotive
- **Consumer Communication**
- **Fitness Trackers**
- Wearables
- Mobile Phones
- Portable Audio
- Portable and Battery-Powered Electronic Equipment
- Supply Current Monitoring
- Battery Monitoring



Copyright © 2016, Texas Instruments Incorporated

3 Description

Tools &

Software

LMV98x-N are low-voltage, low-power operational amplifiers. LMV98x-N operate from 1.8-V to 5-V supply voltages and have rail-to-rail input and output. LMV98x-N input common mode voltage extends 200mV beyond the supplies which enables user enhanced functionality beyond the supply voltage range. The output can swing rail-to-rail unloaded and within 105 mV from the rail with 600- Ω load at 1.8-V supply. LMV98x-N are optimized to work at 1.8 V, which makes them ideal for portable two-cell battery powered systems and single cell Li-lon systems.

LMV98x-N offer a shutdown pin that can be used to disable the device and reduce the supply current. The device is in shutdown when the SHDN pin is low. The output is high impedance in shutdown.


LMV98x-N exhibit excellent speed-power ratio, achieving 1.4-MHz gain bandwidth product at 1.8-V supply voltage with low supply current. LMV98x-N are capable of driving a $600-\Omega$ load and up to 1000-pFcapacitive load with minimal ringing. LMV98x-N have a high DC gain of 101 dB, making them suitable for low frequency applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
LMV981-N	DSBGA (6)	1.50 mm × 1.30 mm					
	SC70 (6)	2.00 mm × 1.25 mm					
	SOT-23 (6)	2.90 mm × 1.60 mm					
LMV982-N	VSSOP (10)	3.00 mm × 3.00 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Typical Application



Table of Contents

1	Feat	ures 1
2	App	lications 1
3	Desc	cription 1
4	Revi	sion History2
5	Desc	cription (continued)3
6	Pin (Configuration and Functions
7	Spee	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics – DC, 1.8 V 6
	7.6	Electrical Characteristics – AC, 1.8 V 7
	7.7	Electrical Characteristics – DC, 2.7 V 8
	7.8	Electrical Characteristics – AC, 2.7 V 9
	7.9	Electrical Characteristics – DC, 5 V 10
	7.10	Electrical Characteristics – AC, 5 V 11
	7.11	Typical Characteristics 12
8	Deta	iled Description 17
	8.1	Overview 17

	8.2	Functional Block Diagram	17
	8.3	Feature Description	17
	8.4	Device Functional Modes	17
9	Арр	lication and Implementation	20
	9.1	Application Information	20
	9.2	Typical Applications	20
	9.3	Do's and Don'ts	23
10	Pow	ver Supply Recommendations	23
11	Lay	out	24
	11.1	Layout Guidelines	24
	11.2	Layout Example	24
12	Dev	ice and Documentation Support	25
	12.1		
	12.2	Related Links	25
	12.3	Receiving Notification of Documentation Updates	25
	12.4	Community Resources	25
	12.5	Trademarks	25
	12.6	Electrostatic Discharge Caution	25
	12.7	Glossary	25
13	Mec	hanical, Packaging, and Orderable	
		rmation	25

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision L (March 2013) to Revision M

Page


•	Added Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Changed R _{0JA} values for LMV981-N: YZR (DSBGA) From: 286 To: 138.2	5
•	Changed R _{0JA} values for LMV981-N: DCK (SC70) From: 286 To: 229.1	. 5
•	Changed R _{0JA} values for LMV981-N: DBV (SOT-23) From: 286 To: 209.9	. 5
•	Changed R _{0JA} values for LMV982-N: DGS (VSSOP) From: 286 To: 182.8	5




5 Description (continued)

LMV981-N is offered in space-saving, 6-pin DSBGA, SC70, and SOT-23 packages. The 6-pin DSBGA package has only a 1.006 mm × 1.514 mm × 0.945 mm footprint. LMV982-N is offered in a space-saving, 10-pin VSSOP package. These small packages are ideal solutions for area constrained PCBs and portable electronics such as cellular phones and PDAs.

6 Pin Configuration and Functions






Pin Functions: LMV981-N

	PIN			DESCRIPTION
NAME	DSBGA	SC70, SOT-23	TYPE ⁽¹⁾	DESCRIPTION
+IN	C1	1	I	Noninverting input
–IN	C2	3	I	Inverting input
OUT	A2	4	0	Output
SHDN	B1	5	I	Shutdown input
V+	A1	6	Р	Positive (highest) power supply
V–	B2	2	Р	Negative (lowest) power supply

(1) I = Input, O = Output, P = Power





Pin Functions: LMV982-N

PIN		TYPE ⁽¹⁾	DECODIDION		
NAME	VSSOP	ITPE''	DESCRIPTION		
+IN A	3	I	Noninverting input, channel A		
+IN B	7	I	Noninverting input, channel B		
–IN A	2	I	Inverting input, channel A		
–IN B	8	I	Inverting input, channel B		
OUT A	1	0	Output, channel A		
OUT B	9	0	Output, channel B		
SHDN A	5	I	Shutdown input, channel A		
SHDN B	6	I	Shutdown input, channel B		
V+	10	Р	Positive (highest) power supply		
V–	4	Р	Negative (lowest) power supply		

(1) I = Input, O = Output, P = Power

Submit Documentation Feedback

4

Copyright © 2001–2016, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply voltage (V ⁺ – V ⁻)		5.5	V
Differential input voltage	voltage ±Supply voltage		
Voltage at input/output pins	V ⁺ + 0.3	V ⁻ - 0.3	V
Junction temperature ⁽³⁾		150	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) For soldering specifications, see TI application report, Absolute Maximum Ratings for Soldering (SNOA549).

(3) The maximum power dissipation is a function of $T_{J(MAX)}$, R_{0JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{0JA}$. All numbers apply for packages soldered directly into a PCB.

7.2 ESD Ratings

				VALUE	UNIT
V		Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(E	ESD)	Electrostatic discharge	Machine model ⁽²⁾	±200	V

 Human Body Model, applicable std. MIL-STD-883, Method 3015.7. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage	1.8	5	V
Temperature	-40	125	°C

7.4 Thermal Information

			LMV981-N	LMV982-N		
THERMAL METRIC ⁽¹⁾		THERMAL METRIC ⁽¹⁾ YZR (DSBGA) DCK (SC70)			DGS (VSSOP)	UNIT
		6 PINS	6 PINS	6 PINS	10 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	138.2	229.1	209.9	182.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	1.2	116.1	181.2	73.1	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	23.4	53.3	53.2	103.3	°C/W
ΨJT	Junction-to-top characterization parameter	5	8.8	55.5	12.8	°C/W
Ψјв	Junction-to-board characterization parameter	23.2	52.7	52.6	101.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

LMV981-N, LMV982-N

SNOS976M - NOVEMBER 2001 - REVISED SEPTEMBER 2016

www.ti.com

TRUMENTS

XAS

7.5 Electrical Characteristics – DC, 1.8 V

$T_J = 25^{\circ}C$, V ⁺ = 1.8 V, V ⁻ = 0 V, V _{CM} = V ⁺ /2, V _O = V ⁺ /2, R _L > 1 M Ω , and SHDN tied to V

	PARAMETER	TEST CONDITIONS			MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
				$T_J = 25^{\circ}C$		1	4	
.,	Input offset voltage	LMV981-N (sing	ie)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			6	
V _{OS}			N	$T_J = 25^{\circ}C$		1	5.5	mV
		LMV982-N (dual)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			7.5	
TCV _{OS}	Input offset voltage average drift					5.5		µV/°C
1	Input high ourrant	$T_J = 25^{\circ}C$				15	35	n۸
В	Input bias current	$T_{\rm J} = -40^{\circ}$ C to 12	25°C				50	nA
	land affect compart	$T_J = 25^{\circ}C$				13	25	0
OS	Input offset current	$T_{\rm J} = -40^{\circ}$ C to 12	25°C				40	nA
		T _J = 25°C				103	185	
		$T_{\rm J} = -40^{\circ}$ C to 12	25°C				205	
	Supply current		LMV981-N	$T_J = 25^{\circ}C$		0.156	1	
S	(per channel)		(single)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			2	μA
		In shutdown	LMV982-N (dual)	T _J = 25°C		0.178	3.5	
				$T_J = -40^{\circ}C$ to $125^{\circ}C$			5	
	Common mode rejection ratio	LMV981-N, 0 V :	≤ V _{CM} ≤ 0.6 V.	$T_J = 25^{\circ}C$	60	78		
		LMV981-N, 0 V 1.4 V ≤ V _{CM} ≤ 1.	8 V ⁽⁴⁾	$T_J = -40^{\circ}C$ to $125^{\circ}C$	55			
CMRR		LMV982, 0 V \leq V _{CM} \leq 0.6 V, 1.4 V \leq V _{CM} \leq 1.8 V ⁽⁴⁾		$T_J = 25^{\circ}C$	55	76		dB
				$T_J = -40^{\circ}C$ to $125^{\circ}C$	50			
		$-0.2 \text{ V} \le \text{V}_{\text{CM}} \le 0$	0 V, 1.8 V ≤ V _{CM} ≤	2 V	50	72		
	Power supply rejection			$T_J = 25^{\circ}C$	75	100		
PSRR	ratio	1.8 V ≤ V ⁺ ≤ 5 V		$T_J = -40^{\circ}C$ to $125^{\circ}C$	70			dB
					V ⁻ - 0.2	-0.2		
	Input common-mode			$T_A = 25^{\circ}C$		2.1	V ⁺ + 0.2	
CMVR	voltage	For CMRR range ≥ 50 dB		$T_A = -40^{\circ}C$ to $85^{\circ}C$	V ⁻		V ⁺	V
				T _A = 125°C	V ⁻ + 0.2		V ⁺ - 0.2	
		$R_1 = 600 \Omega$ to 0.	9 V.	$T_J = 25^{\circ}C$	77	101		
	Large signal voltage gain	$V_0^{L} = 0.2 \text{ V to } 1.6$		$T_J = -40^{\circ}C$ to $125^{\circ}C$	73			
	LMV981-N (single)	$R_{\rm I} = 2 \ k\Omega$ to 0.9 V,		T _J = 25°C	80	105		dB
		$V_0^L = 0.2 \text{ V to } 1.6$		$T_J = -40^{\circ}C$ to $125^{\circ}C$	75			
٩v		$R_1 = 600 \Omega$ to 0.	9 V.	$T_J = 25^{\circ}C$	75	90		
	Large signal voltage gain	$V_0 = 0.2 \text{ V to } 1.6$		$T_{\rm J} = -40^{\circ}$ C to 125°C	72			dB
	LMV982-N (dual)	$R_1 = 2 k\Omega$ to 0.9	V.	$T_J = 25^{\circ}C$	78	100		
		$V_0 = 0.2 \text{ V to } 1.6 \text{ V}, V_{CM} = 0.5 \text{ V}$		$T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	75			

(1) Electrical characteristics table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) For ensured temperature ranges, see input common-mode voltage range specifications.

Electrical Characteristics – DC, 1.8 V (continued)

$T_J = 25^{\circ}C, V^+ = 1.8 V, V^- = 0 V, V_{CM} =$	$= V^{+}/2$, $V_{\odot} = V^{+}/2$, $R_{\perp} > 1 M_{\odot}$	and \overline{SHDN} tied to V ⁺	(unless otherwise noted) ⁽¹⁾
$1 - 200, v - 10v, v - 0v, v_{CM}$	- • /2, •() - • /2, •() > • ••••		

	PARAMETER	TEST CO	NDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
			T 25%C	1.65	1.72		
		$R_L = 600 \ \Omega$ to 0.9 V, V _{IN} = ±100 mV	$T_J = 25^{\circ}C$		0.077	0.105	
V	Output outpat	VIN - 1100 IIIV	$T_J = -40^{\circ}C$ to $125^{\circ}C$	1.63		0.12	V
Vo	Output swing		T 25%C	1.75	1.77		v
		$R_L = 2 k\Omega \text{ to } 0.9 \text{ V},$ $V_{IN} = \pm 100 \text{ mV}$	$T_J = 25^{\circ}C$		0.024	0.035	
		$T_J = -40^{\circ}C$ to $125^{\circ}C$	1.74		0.04		
		Sourcing, $V_O = 0 V$, $V_{IN} = 100 \text{ mV}$	$T_J = 25^{\circ}C$	4	8		
	Output short circuit		$T_J = -40^{\circ}C$ to $125^{\circ}C$	3.3			mA
I _O	current ⁽⁵⁾	Sinking, V _O = 1.8 V,	$T_J = 25^{\circ}C$	7	9		ША
		$V_{IN} = -100 \text{ mV}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	5			
Ton	Turnon time from shutdown				19		μs
V _{SHDN}	Turnon voltage to enable part				1		V
Turnoff voltage					0.55		

(5) Applies to both single-supply and split-supply operation. Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.

7.6 Electrical Characteristics – AC, 1.8 V

 $T_J = 25^{\circ}C$, V⁺ = 1.8 V, V⁻ = 0 V, V_{CM} = V⁺/2, V_O = V⁺/2, R_L > 1 M Ω , and \overline{SHDN} tied to V⁺ (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN ⁽²⁾ TY	P ⁽³⁾ MAX ⁽²⁾	UNIT
SR	Slew rate ⁽⁴⁾		().35	V/µs
GBW	Gain-bandwidth product			1.4	MHz
Φ_{m}	Phase margin			67	0
G _m	Gain margin			7	dB
e _n	Input-referred voltage noise	f = 10 kHz, V _{CM} = 0.5 V		60	nV/√Hz
i _n	Input-referred current noise	f = 10 kHz	(.08	pA/√Hz
THD	Total harmonic distortion	$\label{eq:stars} \begin{array}{l} f = 1 \; kHz, A_V = +1, R_L = 600 \; \Omega, \\ V_IN = 1 \; V_PP \end{array}$	0.02	23%	
	Amp-to-amp isolation ⁽⁵⁾			123	dB

(1) Electrical characteristics table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) Connected as voltage follower with input step from V⁻ to V⁺. Number specified is the slower of the positive and negative slew rates. (5) Input referred, $R_L = 100 \text{ k}\Omega$ connected to V⁺/ 2. Each amp excited in turn with 1 kHz to produce V_O = 3 V_{PP} (for supply voltages < 3 V,

 $V_{O} = V^{+}$).

LMV981-N, LMV982-N

SNOS976M - NOVEMBER 2001 - REVISED SEPTEMBER 2016

www.ti.com

TRUMENTS

XAS

7.7 Electrical Characteristics – DC, 2.7 V

$T_J = 25^{\circ}$ C, V ⁺ = 2.7 V, V ⁻ = 0 V, V _{CM} = V ⁺ /2, V _O = V ⁺ /2, R _L > 1 M Ω , and SHDN tied to V ⁺ (unless otherwise	se noted) ⁽¹⁾
--	--------------------------

	PARAMETER		TEST CONDIT	IONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
				$T_J = 25^{\circ}C$		1	4	
. /	Input offect veltere	LMV981-N (si	ngie)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			6	mV
V _{OS}	Input offset voltage		N .	$T_J = 25^{\circ}C$		1	6	
		LMV982-N (du	ial)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			7.5	mV
TCV _{OS}	Input offset voltage average drift					5.5		µV/°C
	land blan anne d	$T_J = 25^{\circ}C$				15	35	
I _B	Input bias current	$T_J = -40^{\circ}C$ to	125°C				50	nA
		$T_J = 25^{\circ}C$				8	25	
os	Input offset current	$T_J = -40^{\circ}C$ to	125°C				40	nA
	$T_J = 25^{\circ}C$				105	190		
		$T_J = -40^{\circ}C$ to	125°C				210	
	Supply current		LMV981-N	$T_J = 25^{\circ}C$		0.061	1	
Is (per channel)	In the delayers	(single)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			2	μA	
		In shutdown	LMV982-N	$T_J = 25^{\circ}C$		0.101	3.5	
			(dual)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			5	
		LMV981-N, 0 V \leq V _{CM} \leq 1.5 V, 2.3 V \leq V _{CM} \leq 2.7 V ⁽⁴⁾		$T_J = 25^{\circ}C$	60	81		
	Common mode rejection ratio	$2.3 \text{ V} \leq \text{V}_{\text{CM}} \leq$	2.7 V ⁽⁴⁾	$T_J = -40^{\circ}C$ to $125^{\circ}C$	55			
CMRR		LMV982, 0 V :	≤ V _{CM} <u>≤</u> 1.5 V,	$T_J = 25^{\circ}C$	55	80		dB
	1410	2.3 V \leq V _{CM} \leq 2.7 V ⁽⁴⁾ $T_J = -40^{\circ}$ C to 125°C		50				
		$-0.2 \text{ V} \leq \text{V}_{CM}$	≤ 0 V, 2.7 V ≤ V _{CN}	≤ 2.9 V	50	74		
PSRR	Dower eventy rejection ratio	10 V < V + < 5		$T_J = 25^{\circ}C$	75	100		dB
PORK	Power supply rejection ratio	$1.0 V \leq V \leq 0$	V, V _{CM} = 0.5 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$	70			uБ
				T 25%C	V ⁻ - 0.2	-0.2		
	Input common mode			$T_A = 25^{\circ}C$		3	V ⁺ + 0.2	V
CMVR	voltage	For CMRR Ra	inge ≥ 50 aB	$T_A = -40^{\circ}C$ to $85^{\circ}C$	V ⁻		V+	v
				T _A = 125°C	V ⁻ + 0.2		V ⁺ - 0.2	
		$R_L = 600 \Omega$ to	1.35 V,	$T_J = 25^{\circ}C$	87	104		
	Large signal voltage gain	$V_0^- = 0.2 V$ to	2.5 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$	86			
	LMV981-N (single)	$R_{I} = 2 k\Omega$ to 1	.35 V.	$T_J = 25^{\circ}C$	92	110		
٨		$V_{0}^{-} = 0.2 \text{ V to}$	2.5 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$	91			15
A _V		$R_1 = 600 \Omega$ to	1.35 V,	$T_J = 25^{\circ}C$	78	90		dB
	Large signal voltage gain			$T_J = -40^{\circ}C$ to $125^{\circ}C$	75			I
	LMV982-N (dual)	$R_1 = 2 k\Omega$ to 1	.35 V,	$T_J = 25^{\circ}C$	81	100		
		$V_0 = 0.2 V \text{ to}$		$T_{J} = -40^{\circ}C$ to 125°C	78			

(1) Electrical characteristics table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) For ensured temperature ranges, see input common mode voltage range specifications.

(4)

www.ti.com

Electrical Characteristics – DC, 2.7 V (continued)

PARAMETER		TEST CO	TEST CONDITIONS		TYP ⁽³⁾	MAX ⁽²⁾	UNIT
		$R_L = 600 \Omega$ to 1.35 V, V _{IN} = ±100 mV	T 25%C	2.55	2.62		
			$T_J = 25^{\circ}C$		0.083	0.11	
V _O Output swing			$T_J = -40^{\circ}C$ to $125^{\circ}C$	2.53		0.13	V
	Output swing	_	T 25%C	2.65	2.675		v
	$R_{L} = 2 k\Omega \text{ to } 1.35 \text{ V},$ $V_{IN} = \pm 100 \text{ mV}$	$T_J = 25^{\circ}C$		0.025	0.04		
		$T_J = -40^{\circ}C$ to $125^{\circ}C$	2.64		0.045		
		Sourcing, $V_O = 0 V$, $V_{IN} = 100 \text{ mV}$	$T_J = 25^{\circ}C$	20	30		
	Output short circuit		$T_J = -40^{\circ}C$ to $125^{\circ}C$	15			m۸
I _O	current ⁽⁵⁾	Sinking, V _O = 0 V,	$T_J = 25^{\circ}C$	18	25		mA
		$V_{IN} = -100 \text{ mV}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	12			
Ton	Turnon time from shutdown				12.5		μs
V _{SHDN}	Turnon voltage to enable part				1.9		V
2	Turnoff voltage				0.8		

(5) Applies to both single-supply and split-supply operation. Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.

7.8 Electrical Characteristics – AC, 2.7 V

 $T_J = 25^{\circ}C$, $V^+ = 2.7$ V, $V^- = 0$ V, $V_{CM} = 1$ V, $V_O = 1.35$ V, $R_L > 1$ M Ω , and \overline{SHDN} tied to V^+ (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
SR	Slew rate ⁽⁴⁾			0.4		V/µs
GBW	Gain-bandwidth product			1.4		MHz
Φ_{m}	Phase margin			70		0
G _m	Gain margin			7.5		dB
e _n	Input-referred voltage noise	f = 10 kHz, V _{CM} = 0.5 V		57		nV/√Hz
i _n	Input-referred current noise	f = 10 kHz		0.08		pA/√ Hz
THD	Total harmonic distortion	$ f = 1 \text{ kHz}, \text{A}_{\text{V}} = +1, \text{R}_{\text{L}} = 600 \Omega, \\ \text{V}_{\text{IN}} = 1 \text{V}_{\text{PP}} $		0.022%		
	Amp-to-amp isolation ⁽⁵⁾			123		dB

(1) Electrical characteristics table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where T_J > T_A. Absolute Maximum Ratings indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

Connected as voltage follower with input step from V⁻ to V⁺. Number specified is the slower of the positive and negative slew rates. Input referred, $R_L = 100 \text{ k}\Omega$ connected to V⁺/2. Each amp excited in turn with 1 kHz to produce V_O = 3 V_{PP} (for supply voltages < 3 V, (5) $V_0 = V^+$).

LMV981-N, LMV982-N

SNOS976M - NOVEMBER 2001 - REVISED SEPTEMBER 2016

www.ti.com

TRUMENTS

XAS

7.9 Electrical Characteristics – DC, 5 V

	PARAMETER		TEST CON	DITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
			nalo)	$T_J = 25^{\circ}C$		1	4	
V	Input offect welters	LMV981-N (s	ngle)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			6	
V _{OS}	Input offset voltage			$T_J = 25^{\circ}C$		1	5.5	mV
		LMV982-N (d	ual)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			7.5	
TCV _{OS}	Input offset voltage average drift					5.5		µV/⁰C
	lanut bing sumant	$T_J = 25^{\circ}C$				14	35	- 1
IB	Input bias current	$T_J = -40^{\circ}C$ to	125°C				50	nA
	lanut offerst summert	$T_J = 25^{\circ}C$				9	25	
I _{OS}	Input offset current	$T_J = -40^{\circ}C$ to	125°C				40	nA
		$T_J = 25^{\circ}C$				116	210	
		$T_J = -40^{\circ}C$ to	125°C				230	μA
	Supply current (per		LMV981-N	$T_J = 25^{\circ}C$		0.201	1	
I _S	channel)	la chutdaum	(single)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			2	
	In shutdown	LMV982-N	T _J = 25°C		0.302	3.5	μA	
			(dual)	$T_J = -40^{\circ}C$ to $125^{\circ}C$			5	1
CMRR	Common mode rejection ratio ⁽⁴⁾	$0 V \le V_{CM} \le 3$.8 V,	T _J = 25°C	60	86		
		$4.6 \text{ V} \leq \text{V}_{CM} \leq$		$T_J = -40^{\circ}C$ to $125^{\circ}C$	55			dB
		$-0.2 \text{ V} \le \text{V}_{\text{CM}} \le 0 \text{ V}, 5 \text{ V} \le \text{V}_{\text{CM}} \le 5.2 \text{ V}$		50	78			
	Power supply rejection	$1.8 V \le V^+ \le 5 V$,		$T_J = 25^{\circ}C$	75	100		-10
PSRR	ratio	$V_{CM} = 0.5 V$		$T_J = -40^{\circ}C$ to $125^{\circ}C$	70			dB
				T 25%C	V ⁻ - 0.2	-0.2		
CMVR	Input common mode	c common mode For CMRR range ≥ 50 σ		T _A = 25°C		5.3	V ⁺ + 0.2	v
	voltage	FUI CIVIRR IA	nge ≥ 50 ub	$T_A = -40^{\circ}C$ to $85^{\circ}C$	V ⁻		V+	v
				T _A = 125°C	V ⁻ + 0.3		V ⁺ - 0.3	
		$R_L = 600 \Omega$ to		$T_J = 25^{\circ}C$	88	102		
	Large signal voltage gain	$V_0 = 0.2 V$ to	4.8 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$	87			dB
	LMV981-N (single)	$R_L = 2 k\Omega$ to 2	2.5 V,	$T_J = 25^{\circ}C$	94	113		uБ
^		$V_0^- = 0.2 \text{ V to}$	4.8 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$	93			
A _V		$R_L = 600 \Omega to$	2.5 V,	$T_J = 25^{\circ}C$	81	90		
	Large signal voltage gain	$V_0^- = 0.2 \text{ V to}$	4.8 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$	78			러
	LMV982-N (dual)	$R_L = 2 k\Omega$ to 2	2.5 V,	$T_J = 25^{\circ}C$	85	100		dB
		$V_0^{L} = 0.2 \text{ V to}$		$T_J = -40^{\circ}C$ to $125^{\circ}C$	82			
				T 25%C	4.855	4.89		
		$R_L = 600 \Omega \text{ to}$ $V_{IN} = \pm 100 \text{ m}^3$	2.5 V, V	$T_J = 25^{\circ}C$		0.12	0.16	
V			- 	$T_J = -40^{\circ}C$ to $125^{\circ}C$	4.835		0.18	
Vo	Output swing	_		T 25%C	4.945	4.967		V
		$R_L = 2 k\Omega \text{ to } 2$ $V_{IN} = \pm 100 \text{ m}^3$		$T_J = 25^{\circ}C$		0.037	0.065	
		VIN - ±100 III	v	$T_J = -40^{\circ}C$ to $125^{\circ}C$	4.935		0.075	ł

(1) Electrical characteristics table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) For ensured temperature ranges, see input common mode voltage range specifications.

Electrical Characteristics – DC, 5 V (continued)

 $T_{I} = 25^{\circ}C$, $V^{+} = 5 V$, $V^{-} = 0 V$, $V_{CM} = V^{+}/2$, $V_{O} = V^{+}/2$, $R_{I} > 1 M\Omega$, and \overline{SHDN} tied to V^{+} (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CON	DITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
		LMV981-N, sourcing,	$T_J = 25^{\circ}C$	80	100		
	Output short-circuit	$V_0 = 0 V, V_{IN} = 100 mV$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	68			A
Current ⁽⁵⁾	current ⁽⁵⁾	Sinking, $V_0 = 5 V$,	$T_J = 25^{\circ}C$	58	65		mA
		$V_{IN} = -100 \text{ mV}$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	45			
Ton	Turnon time from shutdown				8.4		μs
V _{SHDN}	Turnon voltage to enable part				4.2		V
ONDIN	Turnoff voltage				0.8		

(5) Applies to both single-supply and split-supply operation. Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45 mA over long term may adversely affect reliability.

7.10 Electrical Characteristics – AC, 5 V

 $T_J = 25^{\circ}C$, V⁺ = 5 V, V⁻ = 0 V, V_{CM} = V⁺/2, V_Q = 2.5 V, R_L > 1 M Ω , and \overline{SHDN} tied to V⁺ (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN ⁽²⁾ TYP ⁽³⁾	MAX ⁽²⁾ U	INIT
SR	Slew rate ⁽⁴⁾		0.42	V	//µs
GBW	Gain-bandwidth product		1.5	N	ЛНz
$\Phi_{\sf m}$	Phase margin		71		0
G _m	Gain margin		8		dB
e _n	Input-referred voltage noise	f = 10 kHz, V _{CM} = 1 V	50	nV	//√Hz
i _n	Input-referred current noise	f = 10 kHz	0.08	рА	√√Hz
THD	Total harmonic distortion	$ f = 1 \text{ kHz}, \text{A}_{\text{V}} = +1, \text{R}_{\text{L}} = 600 \Omega, \\ \text{V}_{\text{O}} = 1 \text{V}_{\text{PP}} $	0.022%		
	Amp-to-amp isolation ⁽⁵⁾		123		dB

(1) Electrical characteristics table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where $T_J > T_A$. *Absolute Maximum Ratings* indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are specified by testing or statistical analysis.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) Connected as voltage follower with input step from V⁻ to V⁺. Number specified is the slower of the positive and negative slew rates.


(5) Input referred, $R_L = 100 \text{ k}\Omega$ connected to V⁺/2. Each amp excited in turn with 1 kHz to produce $V_O = 3 V_{PP}$ (for supply voltages < 3 V, $V_O = V^+$).

LMV981-N, LMV982-N

SNOS976M - NOVEMBER 2001 - REVISED SEPTEMBER 2016

7.11 Typical Characteristics

 $V_S = 5$ V, single supply, and $T_A = 25^{\circ}C$ (unless otherwise noted)




www.ti.com



Typical Characteristics (continued)

 $V_S = 5 V$, single supply, and $T_A = 25^{\circ}C$ (unless otherwise noted)




SNOS976M - NOVEMBER 2001 - REVISED SEPTEMBER 2016

TEXAS INSTRUMENTS

www.ti.com

Typical Characteristics (continued)

 $V_S = 5$ V, single supply, and $T_A = 25^{\circ}C$ (unless otherwise noted)






LMV981-N, LMV982-N SNOS976M – NOVEMBER 2001 – REVISED SEPTEMBER 2016

www.ti.com

Typical Characteristics (continued)

 $V_S = 5$ V, single supply, and $T_A = 25^{\circ}C$ (unless otherwise noted)




SNOS976M - NOVEMBER 2001 - REVISED SEPTEMBER 2016



www.ti.com

Typical Characteristics (continued)

 $V_S = 5$ V, single supply, and $T_A = 25^{\circ}C$ (unless otherwise noted)



Copyright © 2001–2016, Texas Instruments Incorporated




8 Detailed Description

8.1 Overview

The LMV98x-N are low-voltage, low-power operational amplifiers (op-amp) operating from 1.8-V to 5.5-V supply voltages and have rail-to-rail input and output with shutdown. LMV98x-N input common-mode voltage extends 200 mV beyond the supplies which enables user enhanced functionality beyond the supply voltage range.

8.2 Functional Block Diagram



Texas Instruments Incorporated

(each amplifier)

8.3 Feature Description

The differential inputs of the amplifier consist of a noninverting input (+IN) and an inverting input (-IN). The amplifier amplifies only the difference in voltage between the two inputs, which is called the differential input voltage. The output voltage of the op-amp V_{OUT} is given by Equation 1:

$$V_{OUT} = A_{OL} (IN^+ - IN^-)$$

where

 A_{OL} is the open-loop gain of the amplifier, typically around 100 dB (100,000x, or 10 μ V per volt). (1)


8.4 Device Functional Modes

8.4.1 Input and Output Stage

The rail-to-rail input stage of this family provides more flexibility for the designer. The LMV98x-N use a complimentary PNP and NPN input stage in which the PNP stage senses common-mode voltage near V⁻ and the NPN stage senses common-mode voltage near V⁺. The transition from the PNP stage to NPN stage occurs 1 V below V⁺. Because both input stages have their own offset voltage, the offset of the amplifier becomes a function of the input common-mode voltage and has a crossover point at 1 V below V⁺.



Device Functional Modes (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 28. Simplified Schematic Diagram

This V_{OS} crossover point can create problems for both DC- and AC-coupled signals if proper care is not taken. Large input signals that include the V_{OS} crossover point causes distortion in the output signal. One way to avoid such distortion is to keep the signal away from the crossover. For example, in a unity gain buffer configuration with $V_S = 5$ V, a 5-V peak-to-peak signal contains input-crossover distortion while a 3-V peak-to-peak signal centered at 1.5 V does not contain input-crossover distortion as it avoids the crossover point. Another way to avoid large signal distortion is to use a gain of -1 circuit which avoids any voltage excursions at the input terminals of the amplifier. In that circuit, the common-mode DC voltage can be set at a level away from the V_{OS} cross-over point. For small signals, this transition in V_{OS} shows up as a V_{CM} dependent spurious signal in series with the input signal and can effectively degrade small-signal parameters such as gain and common-mode rejection ratio. To resolve this problem, the small signal must be placed such that it avoids the V_{OS} crossover point. In addition to the rail-to-rail performance, the output stage can provide enough output current to drive 600- Ω loads. Because of the high-current capability, take care not to exceed the 150°C maximum junction temperature specification.

8.4.2 Shutdown Mode

The LMV98x-N family has a shutdown pin. To conserve battery life in portable applications, the LMV98x-N can be disabled when the shutdown pin voltage is pulled low. When in shutdown, the output stage is in a high-impedance state and the input bias current drops to less than 1 nA.

The shutdown pin cannot be left unconnected. In case shut-down operation is not required, the shutdown pin must be connected to V+ when the LMV98x-N are used. Leaving the shutdown pin floating results in an undefined operation mode, either shutdown or active, or even oscillating between the two modes.



Device Functional Modes (continued)

8.4.3 Input Bias Current Consideration

The LMV98x-N family has a complementary bipolar input stage. The typical input bias current (I_B) is 15 nA. The input bias current can develop a significant offset voltage. This offset is primarily due to I_B flowing through the negative feedback resistor, R_F . For example, if I_B is 50 nA and R_F is 100 k Ω , then an offset voltage of 5 mV develops ($V_{OS} = I_B \times R_F$). Using a compensation resistor (R_C), as shown in Figure 29, cancels this effect. But the input offset current (I_{OS}) still contributes to an offset voltage in the same manner.




Figure 29. Canceling the Offset Voltage due to Input Bias Current

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

9

The LMV98x-N devices bring performance, economy, and ease-of-use to low-voltage, low-power systems. They provide rail-to-rail input and rail-to-rail output swings into heavy loads.

9.2 Typical Applications

9.2.1 High-Side Current-Sensing Application



Copyright © 2016, Texas Instruments Incorporated

Figure 30. High-Side Current Sensing

9.2.1.1 Design Requirements

The high-side current-sensing circuit (Figure 30) is commonly used in a battery charger to monitor charging current to prevent overcharging. A sense resistor R_{SENSE} is connected to the battery directly. This system requires an op amp with rail-to-rail input. The LMV98x-N are ideal for this application because its common-mode input range extends up to the positive supply.

9.2.1.2 Detailed Design Procedure

As seen in Figure 30, the I_{CHARGE} current flowing through sense resistor R_{SENSE} develops a voltage drop equal to V_{SENSE}. The voltage at the negative sense point is now less than the positive sense point by an amount proportional to the V_{SENSE} voltage.

The low-bias currents of the LMV98x cause little voltage drop through R₂, so the negative input of the LMV98x amplifier is at essentially the same potential as the negative sense input.

The LMV98x detects this voltage error between its inputs and servo the transistor base to conduct more current through Q1, increasing the voltage drop across R₁ until the LMV98x inverting input matches the noninverting input. At this point, the voltage drop across R₁ now matches V_{SENSE}.

Product Folder Links: LMV981-N LMV982-N

I_G, a current proportional to I_{CHARGE}, flows according to Equation 2.

 $I_{G} = V_{RSENSE} / R_{1} = (R_{SENSE} \times I_{CHARGE}) / R_{1}$

20

www.ti.com



(3)

www.ti.com

Typical Applications (continued)

 I_{G} also flows through the gain resistor R_{3} developing a voltage drop equal to Equation 3 and Equation 4.

$$V_{3} = I_{G} \times R_{3} = (V_{RSENSE} / R_{1}) \times R_{3} = ((R_{SENSE} \times I_{CHARGE}) / R_{2}) \times R_{3}$$
$$V_{OUT} = (R_{SENSE} \times I_{CHARGE}) \times G$$

where

$$G = R_3 / R_1 \tag{4}$$

The other channel of the LMV98x may be used to buffer the voltage across R3 to drive the following stages.

9.2.1.3 Application Curve

Figure 31 shows the results of the example current sense circuit. After 4 V, there is an error where transistor Q1 runs out of headroom and saturates, limiting the upper output swing.




Figure 31. Current Sense Amplifier Results

9.2.2 Half-Wave Rectifier Applications





Figure 32. Half-Wave Rectifier With Rail-To-Ground Output Swing Referenced to Ground





LMV981-N, LMV982-N SNOS976M – NOVEMBER 2001 – REVISED SEPTEMBER 2016



Typical Applications (continued)


9.2.2.1 Design Requirements

Because the LMV98x-N input common-mode range includes both positive and negative supply rails and the output can also swing to either supply, achieving half-wave rectifier functions in either direction is an easy task. All that is required are two external resistors; there is no requirement for diodes or matched resistors. The half-wave rectifier can have either positive or negative going outputs, depending on the way the circuit is arranged.

9.2.2.2 Detailed Design Procedure

In Figure 32 the circuit is referenced to ground, while in Figure 33 the circuit is biased to the positive supply. These configurations implement the half-wave rectifier because the LMV98x-N can not respond to one-half of the incoming waveform. It can not respond to one-half of the incoming because the amplifier cannot swing the output beyond either rail; therefore, the output disengages during this half cycle. During the other half cycle, however, the amplifier achieves a half wave that can have a peak equal to the total supply voltage. R₁ must be large enough not to load the LMV98x-N.

9.2.2.3 Application Curves



9.2.3 Instrumentation Amplifier With Rail-to-Rail Input and Output Application




Figure 36. Rail-to-Rail Instrumentation Amplifier

9.2.3.1 Design Requirements

Using three of the LMV98x-N amplifiers, an instrumentation amplifier with rail-to-rail inputs and outputs can be made as shown in Figure 36.

9.2.3.2 Detailed Design Procedure

In this example, amplifiers on the left side act as buffers to the differential stage. These buffers assure that the input impedance is high. They also assure that the difference amp is driven from a voltage source. This is necessary to maintain the CMRR set by the matching R_1 to R_2 with R_3 to R_4 . The gain is set by the ratio of R_2/R_1 and R_3 must equal R_1 and R_4 equal R_2 . With both rail-to-rail input and output ranges, the input and output are only limited by the supply voltages. Remember that even with rail-to-rail outputs, the output can not swing past the supplies so the combined common-mode voltages plus the signal must not be greater that the supplies or limiting occurs.



Typical Applications (continued)

9.2.3.3 Application Curve

Figure 37 shows the results of the instrumentation amplifier with R_1 and $R_3 = 1$ K, and R_2 and $R_4 = 100$ k Ω , for a gain of 100, running on a single 5-V supply with a input of $V_{CM} = V_S/2$. The combined effects of the individual offset voltages can be seen as a shift in the offset of the curve.




Figure 37. Instrumentation Amplifier Output Results

9.3 Do's and Don'ts

Do properly bypass the power supplies.

Do add series resistence to the output when driving capacitive loads, particularly cables, Muxes and ADC inputs.

Do add series current limiting resistors and external schottky clamp diodes if input voltage is expected to exceed the supplies. Limit the current to 1 mA or less (1 k Ω per volt).

10 Power Supply Recommendations

The LMV98x-N is specified for operation from 1.8 V to 5 V; many specifications apply from –40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Typical Characteristics*.

CAUTION

Supply voltages larger than 5.5 V can permanently damage the device; see *Absolute Maximum Ratings*.

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI recommends that 10-nF capacitors be placed as close as possible to the op amp power supply pins. For single-supply, place a capacitor between V⁺ and V⁻ supply leads. For dual supplies, place one capacitor between V⁺ and ground, and one capacitor between V⁻ and ground.



11 Layout

11.1 Layout Guidelines

The V⁺ pin must be bypassed to ground with a low-ESR capacitor.

The optimum placement is closest to the V⁺ and ground pins.

Take care to minimize the loop area formed by the bypass capacitor connection between V⁺ and ground.

The ground pin must be connected to the PCB ground plane at the pin of the device.

The feedback components must be placed as close to the device as possible minimizing strays.

11.2 Layout Example




Figure 38. SOT-23 Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Absolute Maximum Ratings for Soldering (SNOA549)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMV981-N	Click here	Click here	Click here	Click here	Click here
LMV982-N	Click here	Click here	Click here	Click here	Click here

Table 1. Related Links

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2001–2016, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		J			(2)	(6)	(0)		(470)	
LMV981MF	NRND	SOT-23	DBV	6	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	A78A	
LMV981MF/NOPB	ACTIVE	SOT-23	DBV	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A78A	Samples
LMV981MFX/NOPB	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A78A	Samples
LMV981MG/NOPB	ACTIVE	SC70	DCK	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A77	Samples
LMV981MGX/NOPB	ACTIVE	SC70	DCK	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A77	Samples
LMV981TL/NOPB	ACTIVE	DSBGA	YZR	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	A H	Samples
LMV981TLX/NOPB	ACTIVE	DSBGA	YZR	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	A H	Samples
LMV982MM/NOPB	ACTIVE	VSSOP	DGS	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A87A	Samples
LMV982MMX/NOPB	ACTIVE	VSSOP	DGS	10	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A87A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV981MF	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV981MF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV981MFX/NOPB	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV981MG/NOPB	SC70	DCK	6	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV981MGX/NOPB	SC70	DCK	6	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV981TL/NOPB	DSBGA	YZR	6	250	178.0	8.4	1.12	1.63	0.76	4.0	8.0	Q1
LMV981TLX/NOPB	DSBGA	YZR	6	3000	178.0	8.4	1.12	1.63	0.76	4.0	8.0	Q1
LMV982MM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV982MMX/NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

5-Nov-2021



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV981MF	SOT-23	DBV	6	1000	208.0	191.0	35.0
LMV981MF/NOPB	SOT-23	DBV	6	1000	208.0	191.0	35.0
LMV981MFX/NOPB	SOT-23	DBV	6	3000	208.0	191.0	35.0
LMV981MG/NOPB	SC70	DCK	6	1000	208.0	191.0	35.0
LMV981MGX/NOPB	SC70	DCK	6	3000	208.0	191.0	35.0
LMV981TL/NOPB	DSBGA	YZR	6	250	208.0	191.0	35.0
LMV981TLX/NOPB	DSBGA	YZR	6	3000	208.0	191.0	35.0
LMV982MM/NOPB	VSSOP	DGS	10	1000	208.0	191.0	35.0
LMV982MMX/NOPB	VSSOP	DGS	10	3500	367.0	367.0	35.0

DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.



LAND PATTERN DATA




NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



YZR0006



B. This drawing is subject to change without notice.



DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated