



Buy





Texas INSTRUMENTS

#### LMV651, LMV652, LMV654

SNOSAI7K-SEPTEMBER 2005-REVISED MAY 2016

# LMV65x 12-MHz, Low Voltage, Low Power Amplifiers

#### Features 1

- Typical 5-V Supply, Unless Otherwise Noted
- Specified 3-V and 5-V Performance
- Low Power Supply Current
  - LMV651: 116 μA
  - LMV652: 118 µA per Amplifier
  - LMV654: 122 µA per Amplifier
- High Unity-Gain Bandwidth: 12 MHz
- Maximum Input Offset Voltage: 1.5 mV
- CMRR: 100 dB
- PSRR: 95 dB
- Input Referred Voltage Noise: 17 nV/VHz
- Output Swing With 2-kΩ Load, 120 mV from Rail
- Total Harmonic Distortion: 0.003% at 1 kHz, 2 kΩ
- Temperature Range: -40°C to 125°C

#### Applications 2

- Portable Equipment
- Automotive
- **Battery-Powered Systems**
- Sensors and Instrumentation

### 3 Description

TI's LMV65x devices are high-performance, lowpower operational amplifier ICs implemented with TI's advanced VIP50 process. This family of parts features 12 MHz of bandwidth while consuming only 116 µA of current, which is an exceptional bandwidth to power ratio in this operational amplifier class. The LMV65x devices are unity-gain stable and provide an excellent solution for general-purpose amplification in low-voltage, low-power applications.

This family of low-voltage, low-power amplifiers provides superior performance and economy in terms of power and space usage. These operational amplifiers have a maximum input offset voltage of 1.5 mV, a rail-to-rail output stage, and an input commonmode voltage range that includes ground. The LMV65x provide a PSRR of 95 dB, a CMRR of 100 dB, and a total harmonic distortion (THD) of 0.003% at 1-kHz frequency and 2-kΩ load.


The operating supply voltage range for this family of parts is from 2.7 V and 5.5 V. These operational amplifiers can operate over a wide temperature range (-40°C to 125°C), making them ideal for automotive applications, sensor applications, and portable equipment applications. The LMV651 is offered in the ultra-tiny 5-pin SC70 and 5-pin SOT-23 package. The LMV652 is offered in an 8-pin VSSOP package. The LMV654 is offered in a 14-pin TSSOP package.

Device Information <sup>(1)</sup>					
PART NUMBER PACKAGE BODY SIZE (NOM)					
	SOT-23 (5)	2.90 mm × 1.60 mm			
LMV651	SC70 (5)	2.00 mm × 1.25 mm			
LMV652	VSSOP (8)	3.00 mm × 3.00 mm			
LMV654	TSSOP (14)	5.00 mm × 4.40 mm			


(1) . .

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Open-Loop Gain and Phase vs Frequency**



#### High Gain Wide Bandwidth Inverting Amplifier



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

2

# Table of Contents

1	Feat	ures 1
2	Арр	lications1
3	Des	cription1
4		ision History 2
5		Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	3-V DC Electrical Characteristics
	6.6	5-V DC Electrical Characteristics
	6.7	Typical Characteristics 7
7	Deta	ailed Description 13
	7.1	Overview 13
	7.2	Functional Block Diagram 13
	7.3	Feature Description 13
	7.4	Device Functional Modes 14

8	Арр	lication and Implementation	16
	8.1	Application Information	16
	8.2	Typical Applications	16
	8.3	Dos and Don'ts	18
9	Pow	er Supply Recommendations	18
10	Lay	out	19
	10.1	Layout Guidelines	19
	10.2	Layout Example	19
11	Dev	ice and Documentation Support	20
	11.1	Device Support	20
	11.2	Documentation Support	20
	11.3	Related Links	20
	11.4	Community Resources	20
	11.5	Trademarks	20
	11.6	Electrostatic Discharge Caution	20
	11.7	Glossary	<mark>21</mark>
12		hanical, Packaging, and Orderable mation	21

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision J (March 2013) to Revision K	Page
<ul> <li>Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementa section, Power Supply Recommendations section, Layout section, Device and Documentation Support section Mechanical, Packaging, and Orderable Information section.</li> </ul>	, and
Changes from Revision I (March 2012) to Revision J	Page
Changed layout of National Data Sheet to TI format	18


EXAS

www.ti.com



## 5 Pin Configuration and Functions





#### Pin Functions: LMV651

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
–IN	3	I	verting Input		
+IN	1	I	ninverting Input		
OUT	4	0	utput		
V–	2	Р	gative supply input		
V+	5	Р	Positive Supply Input		

#### Pin Functions: LMV652, LMV654

	PIN		1/0	DECODIDATION
NAME	VSSOP	TSSOP	- I/O	DESCRIPTION
–IN A	2	2	I	Inverting input, channel A
+IN A	3	3	I	Noninverting input, channel A
–IN B	6	6	I	Inverting input, channel B
+IN B	5	5	I	Noninverting input, channel B
–IN C	—	9	I	Inverting input, channel C
+IN C	—	10	I	Noninverting input, channel C
–IN D	—	13	I	Inverting input, channel D
+IN D	—	12	I	Noninverting input, channel D
OUT A	1	1	0	Output, channel A
OUT B	7	7	0	Output, channel B
OUT C	_	8	0	Output, channel C
OUT D	_	14	0	Output, channel D
V–	4	11	Р	Negative (lowest) power supply
V+	8	4	Р	Positive (highest) power supply

Copyright © 2005–2016, Texas Instruments Incorporated

STRUMENTS

XAS

### 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

		MIN	MAX	UNIT	
Differential input VID			±0.3		
Supply voltage ( $V_S = V^+$ -	V <sup>-</sup> )		6		
Input or output pin voltage		V <sup>-</sup> - 0.3	V <sup>+</sup> + 0.3	V	
	Infrared or convection (20 sec)		235		
Soldering information	Wave soldering lead temperature (10 sec)		260	°C	
Junction temperature <sup>(3)</sup>			150	°C	
Storage temperature, Tstg		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM) <sup>(1)</sup>	±2000	V
V(ESD)	discharge	Machine model <sup>(2)</sup>	±100	V

(1) Human Body Model, applicable std. MIL-STD-883, Method 3015.7

(2) Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

#### 6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Temperature	-40	125	°C
Supply voltage	2.7	5.5	V

#### 6.4 Thermal Information

		LM	/651	LMV652	LMV653	
THERMAL METRIC <sup>(1)</sup>		DCK (SC70)	DBV (SOT-23)	DGK (VSSOP)	PW (TSSOP)	UNIT
		5 PINS	5 PINS	8 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	303.5	214.2	200.3	134.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	135.5	173.3	89.1	60.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	81.1	72.5	120.9	77.3	°C/W
ΨJT	Junction-to-top characterization parameter	8.4	56.7	21.7	11.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	80.4	71.9	119.4	76.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

<sup>(3)</sup> The maximum power dissipation is a function of  $T_{J(MAX}, \theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.



### 6.5 3-V DC Electrical Characteristics

	PARAMETER	Т	EST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
V <sub>os</sub>	Input offset voltage	Input offset voltage			0.1	±1.5	mV
vos	input onset voltage	Over specified temperatu	ire range			2.7	IIIV
TC V <sub>OS</sub>	Input offset average drift				6.6		µV/°C
I <sub>B</sub>	Input bias current <sup>(3)</sup>				80	120	nA
l <sub>os</sub>	Input offset current				2.2	15	nA
CMRR	Common-mode rejection ratio	0 ≤ V <sub>CM</sub> ≤ 2 V		87	100		dB
OMINI		0 = VCM= 2 V	Over specified temperature range	80			üÐ
		$3 \le V^+ \le 5 V, V_{CM} = 0.5$		87	95		
PSRR	Power supply rejection ratio	$3 \le V \le 5 V, V_{CM} = 0.5$	Over specified temperature range	81			dB
FORK		$2.7 \leq V^+ \leq 5.5 \; V,$		87	95		uВ
		$V_{CM} = 0.5$	Over specified temperature range	81			
CMVR	Input common-mode voltage	CMRR ≥ 75 dB		0		2.1	V
CIVIVIX	range	CMRR ≥ 60 dB, over spe	cified temperature range	0		2.1	v
		$0.3 \le V_0 \le 2.7, R_L = 2 \ k\Omega$	2 to V*/2	80	85		
		$0.4 \le V_{\Omega} \le 2.6, R_{L} = 2 k\Omega$	to V <sup>+</sup> /2, over specified temperature range	76			
A <sub>VOL</sub>	Large signal voltage gain	$0.3 \le V_0 \le 2.7, R_1 = 10 \text{ km}$		86	93		dB
			$\Omega$ to V <sup>+</sup> /2, over specified temperature	83			
				· · · · ·	80	95	
	Output swing high	$R_L = 2 k\Omega$ to V <sup>+</sup> /2 $R_L = 10 k\Omega$ to V <sup>+</sup> /2	Over specified temperature range			120	mV from rail
				· · · · ·	45	50	
			Over specified temperature range	· · · · ·		60	
Vo				· · · · ·	95	110	
			$R_L = 2 k\Omega$ to V <sup>+</sup> /2	Over specified temperature range	· · · · ·		125
	Output swing low			· · · ·	60	65	
		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$	Over specified temperature range	· · · · ·		75	
	Maximum continuous output	Sourcing <sup>(4)</sup>		· · · ·	17		
I <sub>SC</sub>	current	Sinking <sup>(4)</sup>		· · · · ·	25		mA
				· · · · ·	115	140	
		LMV651	Over specified temperature range	· · · · ·		175	
				· · · · ·	118	140	μA
Is	Supply current per amplifier	LMV652	Over specified temperature range	· · · · ·		175	
				· · · · ·	122	140	
		LMV654	Over specified temperature range			175	
SR	Slew rate	$A_V = +1, 10\% \text{ to } 90\%^{(5)}$		· · · ·	3.0		V/µs
GBW	Gain bandwidth product	• • • • • • • • •			12		MHz
-		f = 100 kHz			17		
e <sub>n</sub>	Input-referred voltage noise	f = 1  kHz	·	17		nV/√Hz	
		f = 100 kHz		·	0.1		
i <sub>n</sub>	Input-referred current noise	f = 1  kHz			0.15		pA/√Hz
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 2, R_L = 2$	k0		0.003%		

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using Statistical Quality Control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(3) Positive current corresponds to current flowing into the device.

(4) Slew rate is the average of the rising and falling slew rates.

(5) The part is not short-circuit protected and is not recommended for operation with low resistive loads. Typical sourcing and sinking output current curves are provided in *Typical Characteristics* and should be consulted before designing for heavy loads.

SNOSAI7K-SEPTEMBER 2005-REVISED MAY 2016

www.ti.com

ISTRUMENTS

EXAS

### 6.6 5-V DC Electrical Characteristics

Unless otherwise specified, all limits are specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 5 V$ ,  $V^- = 0 V$ ,  $V_O = V_{CM} = V^+/2$ , and  $R_L > 1 M\Omega_2$ .

	PARAMETER	TES	ST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
V	Input offect veltage				0.1	±1.5	
Vos	Input offset voltage	Over specified temperature r	ange			2.7	mV
TC V <sub>OS</sub>	Input offset average drift				6.6		μV/°C
I <sub>B</sub>	Input bias current	See <sup>(3)</sup>			80	120	nA
l <sub>os</sub>	Input offset current				2.2	15	nA
CMRR	Common-mode rejection ratio	$0 \le V_{CM} \le 4 V$		90	100		dB
omaa	Common mode rejection rate		Over specified temperature range	83			üÐ
		$3 \text{ V} \le \text{V}^+ \le 5 \text{ V}, \text{ V}_{CM} = 0.5 \text{ V}$		87	95		
PSRR	Power supply rejection ratio	5 V 2 V 2 5 V, VCM = 0.5 V	Over specified temperature range	81			dB
		2.7 V $\leq$ V <sup>+</sup> $\leq$ 5.5 V, V <sub>CM</sub> =		87	95		42
		0.5 V	Over specified temperature range	81			
CMVR	Input common-mode voltage	CMRR ≥ 80 dB		0		140 185 90 120 130 150	V
	range	CMRR ≥ 68 dB, over specifie	ed temperature range	0		4.1	•
		$0.3 \le V_0 \le 4.7 \text{ V}, \text{ R}_L = 2 \text{ k}\Omega \text{ t}$	to V <sup>+</sup> /2	79	84		
		$0.4 \le V_0 \le 4.6 \text{ V}, \text{ R}_L = 2 \text{ k}\Omega \text{ t}$	to V <sup>+</sup> /2, over specified temperature range	76			
A <sub>VOL</sub>	Large signal voltage gain	$0.3 \le V_0 \le 4.7 \text{ V}, \text{ R}_L = 10 \text{ k}\Omega \text{ to V}^+/2$			94		dB
		$0.4 \le V_0 \le 4.6 \text{ V}, \text{ R}_L = 10 \text{ k}\Omega$ range	84	84		1	
	Output swing high	$R_L = 2 k\Omega$ to V <sup>+</sup> /2			120	140	
			Over specified temperature range			185	
		$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$			75	90	
			Over specified temperature range			120	mV from rail
Vo					110	130	
	Output outing low	$R_L = 2 k\Omega$ to V <sup>+</sup> /2	Over specified temperature range			150	
	Output swing low				70	80	
		$R_L = 10 k\Omega$ to V <sup>+</sup> /2 Over specified temperature range				95	
	Maximum continuous output	Sourcing <sup>(4)</sup>			18.5		0
I <sub>SC</sub>	current	Sinking <sup>(4)</sup>			25		mA
					116	140	
		LMV651	Over specified temperature range			175	
	Cupply ourrent per emplifier	L MV/CEO			118	140	
I <sub>S</sub>	Supply current per amplifier	LMV652	Over specified temperature range			175	μA
					122	140	
		LMV654	Over specified temperature range			175	
SR	Slew rate	$A_V = +1, V_O = 1 V_{PP}, 10\%$ to	90% <sup>(5)</sup>		3.0		V/µs
GBW	Gain bandwidth product				12		MHz
<u> </u>	Input-referred voltage noise	f = 100 kHz			17		nV/√ <del>Hz</del>
e <sub>n</sub>	input-referred voltage noise	f = 1 kHz			17		ΠV/∜HZ
	Input-referred current noise	f = 100 kHz			0.1		pA/√Hz
i <sub>n</sub>	input-relefied current holse	f = 1 kHz			0.15		PHV VITZ
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = 2, R_L = 2 \text{ k}\Omega$			0.003%		

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using Statistical Quality Control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(3) Positive current corresponds to current flowing into the device.


(4) The part is not short-circuit protected and is not recommended for operation with low resistive loads. Typical sourcing and sinking output current curves are provided in *Typical Characteristics* and should be consulted before designing for heavy loads.

(5) Slew rate is the average of the rising and falling slew rates.



#### 6.7 Typical Characteristics

Unless otherwise specified, T\_A= 25°C, V\_S= 5 V, V^+= 5 V, V^-= 0 V, V\_{CM}= V\_S/2




### LMV651, LMV652, LMV654

SNOSAI7K-SEPTEMBER 2005-REVISED MAY 2016

www.ti.com

#### **Typical Characteristics (continued)**

Unless otherwise specified, T\_A= 25°C, V\_S= 5 V, V<sup>+</sup>= 5 V, V<sup>-</sup>= 0 V, V<sub>CM</sub>= V<sub>S</sub>/2




8



#### **Typical Characteristics (continued)**

Unless otherwise specified, T\_A= 25°C, V\_S= 5 V, V<sup>+</sup>= 5 V, V<sup>-</sup>= 0 V, V<sub>CM</sub>= V<sub>S</sub>/2



#### LMV651, LMV652, LMV654


SNOSAI7K-SEPTEMBER 2005-REVISED MAY 2016

TEXAS INSTRUMENTS

www.ti.com


### **Typical Characteristics (continued)**


Unless otherwise specified,  $T_A$ = 25°C,  $V_S$ = 5 V, V<sup>+</sup>= 5 V, V<sup>-</sup>= 0 V,  $V_{CM}$ =  $V_S/2$ 





#### **Typical Characteristics (continued)**





#### LMV651, LMV652, LMV654


SNOSAI7K-SEPTEMBER 2005-REVISED MAY 2016

TEXAS INSTRUMENTS

www.ti.com

#### **Typical Characteristics (continued)**

Unless otherwise specified, T\_A= 25°C, V\_S= 5 V, V<sup>+</sup>= 5 V, V<sup>-</sup>= 0 V, V<sub>CM</sub>= V<sub>S</sub>/2



Copyright © 2005–2016, Texas Instruments Incorporated




#### 7 Detailed Description

LMV651, LMV652, LMV654

TI's LMV65x devices have 12 MHz of bandwidth, are unity-gain stable, and consume only 116  $\mu$ A of current. They also have a maximum input offset voltage of 1.5 mV, a rail-to-rail output stage, and an input common-mode voltage range that includes ground. Lastly, these operational amplifiers provide a PSRR of 95 dB, a CMRR of 100 dB, and a total harmonic distortion (THD) of 0.003% at 1-kHz frequency and 2-k $\Omega$  load.

#### 7.2 Functional Block Diagram



(Each Amplifier)

#### 7.3 Feature Description

#### 7.3.1 Low Voltage and Low Power Operation

The LMV65x have performance specified at supply voltages of 3 V and 5 V. These parts are specified to be operational at all supply voltages between 2.7 V and 5.5 V. The LMV651 draws a low supply current of 116  $\mu$ A, the LMV652 draws 118  $\mu$ A/channel and the LMV654 draws 122  $\mu$ A/channel. This family of operational amplifiers provides the low voltage and low power amplification that is essential for portable applications.

#### 7.3.2 Wide Bandwidth

Despite drawing the very low supply current of 116  $\mu$ A, the LMV65x manage to provide a wide unity-gain bandwidth of 12 MHz. This is easily one of the best bandwidth to power ratios ever achieved, and allows these operational amplifiers to provide wideband amplification while using the minimum amount of power. This makes this family of parts ideal for low-power signal processing applications such as portable media players and other accessories.

#### 7.3.3 Low Input Referred Noise

The LMV65x provides a flatband input referred voltage noise density of 17 nV/ $\sqrt{Hz}$ , which is significantly better than the noise performance expected from a low-power operational amplifiers. These operational amplifiers also feature exceptionally low 1/f noise, with a very low 1/f noise corner frequency of 4 Hz. This makes these parts ideal for low power applications which require decent noise performance, such as PDAs and portable sensors.

#### 7.3.4 Ground Sensing and Rail-to-Rail Output

The LMV65x each have a rail-to-rail output stage, which provides the maximum possible output dynamic range. This is especially important for applications requiring a large output swing. The input common-mode range of this family of devices includes the negative supply rail which allows direct sensing at ground in a single-supply operation.

#### 7.3.5 Small Size

The small footprint of the packages for the LMV65x saves space on printed-circuit boards, and enables the design of smaller and more compact electronic products. Long traces between the signal source and the operational amplifier make the signal path susceptible to noise. By using a physically smaller package, these operational amplifiers can be placed closer to the signal source, reducing noise pickup and enhancing signal integrity.

Copyright © 2005–2016, Texas Instruments Incorporated



#### 7.4 Device Functional Modes

#### 7.4.1 Stability and Capacitive Loading

If the phase margin of the LMV65x is plotted with respect to the capacitive load ( $C_L$ ) at its output, it is seen that the phase margin reduces significantly if  $C_L$  is increased beyond 100 pF. This is because the operational amplifier is designed to provide the maximum bandwidth possible for a low supply current. Stabilizing it for higher capacitive loads would have required either a drastic increase in supply current, or a large internal compensation capacitance, which would have reduced the bandwidth of the operational amplifier. Hence, if these devices are to be used for driving higher capacitive loads, they would have to be externally compensated.




Figure 34. Gain vs Frequency for an Operational Amplifiers

An operational amplifier, ideally, has a dominant pole close to DC, which causes its gain to decay at the rate of 20 dB/decade with respect to frequency. If this rate of decay, also known as the rate of closure (ROC), remains the same until the unity-gain bandwidth of the operational amplifiers is stable. If, however, a large capacitance is added to the output of the operational amplifier, it combines with the output impedance of the operational amplifier to create another pole in its frequency response before its unity-gain frequency (see Figure 34). This increases the ROC to 40 dB/decade and causes instability.

In such a case a number of techniques can be used to restore stability to the circuit. The idea behind all these schemes is to modify the frequency response such that it can be restored to an ROC of 20 dB/decade, which ensures stability.

#### 7.4.2 In The Loop Compensation

Figure 35 illustrates a compensation technique, known as *in-the-loop* compensation, that employs an RC feedback circuit within the feedback loop to stabilize a noninverting amplifier configuration. A small series resistance,  $R_S$ , is used to isolate the amplifier output from the load capacitance,  $C_L$ , and a small capacitance,  $C_F$ , is inserted across the feedback resistor to bypass  $C_L$  at higher frequencies.




Figure 35. In-the-Loop Compensation



#### **Device Functional Modes (continued)**

The values for R<sub>S</sub> and C<sub>F</sub> are decided by ensuring that the zero attributed to C<sub>F</sub> lies at the same frequency as the pole attributed to C<sub>L</sub>. This ensures that the effect of the second pole on the transfer function is compensated for by the presence of the zero, and that the ROC is maintained at 20 dB/decade. For the circuit shown in Figure 35 the values of R<sub>S</sub> and C<sub>F</sub> are given by Equation 1. Values of R<sub>S</sub> and C<sub>F</sub> required for maintaining stability for different values of C<sub>L</sub>, as well as the phase margins obtained, are shown in Table 1. R<sub>F</sub> and R<sub>IN</sub> are taken to be 10 k $\Omega$ , R<sub>L</sub> is 2 k $\Omega$ , while R<sub>OUT</sub> is taken as 340  $\Omega$ .

$$R_{S} = \frac{R_{OUT}R_{IN}}{R_{F}}$$
$$C_{F} = \left(\frac{R_{F} + 2R_{IN}}{R_{F}^{2}}\right)C_{L}R_{OUT}$$

(1)

C <sub>L</sub> (pF)	R <sub>S</sub> (Ω)	C <sub>F</sub> (pF)	PHASE MARGIN (°)
150	340	15	39.4
200	340	20	34.6
250	340	25	31.1

#### Table 1. Loop Compensation Values

Although this methodology provides circuit stability for any load capacitance, it does so at the price of bandwidth. The closed-loop bandwidth of the circuit is now limited by  $R_F$  and  $C_F$ .

#### 7.4.3 Compensation By External Resistor

In some applications, it is essential to drive a capacitive load without sacrificing bandwidth. In such a case, in the loop compensation is not viable. A simpler scheme for compensation is shown in Figure 36. A resistor,  $R_{ISO}$ , is placed in series between the load capacitance and the output. This introduces a zero in the circuit transfer function, which counteracts the effect of the pole formed by the load capacitance, and ensures stability. The value of  $R_{ISO}$  to be used should be decided depending on the size of  $C_L$  and the level of performance desired. Values ranging from 5  $\Omega$  to 50  $\Omega$  are usually sufficient to ensure stability. A larger value of  $R_{ISO}$  results in a system with lesser ringing and overshoot, but it also limits the output swing and the short-circuit current of the circuit.




Figure 36. Compensation by Isolation Resistor

#### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

With a low supply current, low power operation, and low harmonic distortion, the LMV65x devices are ideal for wide-bandwidth, high gain amplification.

#### 8.2 Typical Applications

#### 8.2.1 High Gain, Low Power Inverting Amplifiers




Figure 37. High Gain Inverting Amplifier

#### 8.2.1.1 Design Requirements

The wide unity-gain bandwidth allows these parts to provide large gain over a wide frequency range, while driving loads as low as 2 k $\Omega$  with less than 0.003% distortion.

#### 8.2.1.2 Detailed Design Procedure

Figure 37 is an inverting amplifier, with a 100-k $\Omega$  feedback resistor, R<sub>2</sub>, and a 1-k $\Omega$  input resistor, R<sub>1</sub>, and provides a gain of -100. With the LMV65x, these circuits can provide gain of -100 with a -3-dB bandwidth of 120 kHz, for a quiescent current as low as 116  $\mu$ A. Coupling capacitors C<sub>C1</sub> and C<sub>C2</sub> can be added to isolate the circuit from DC voltages, while R<sub>B1</sub> and R<sub>B2</sub> provide DC biasing. A feedback capacitor C<sub>F</sub> can also be added to improve compensation.



#### **Typical Applications (continued)**

#### 8.2.1.3 Application Curve




Figure 38. High Gain Inverting Amplifier Results

#### 8.2.2 High Gain, Low Power Noninverting Amplifiers

With a low supply current, low power operation, and low harmonic distortion, the LMV65x devices are ideal for wide-bandwidth, high gain amplification. The wide unity-gain bandwidth allows these parts to provide large gain over a wide frequency range, while driving loads as low as 2 k $\Omega$  with less than 0.003% distortion. Figure 39 is a noninverting amplifier with a gain of 1001, can provide that gain with a -3-dB bandwidth of 12 kHz, for a similar low quiescent power dissipation. With the LMV65x, these circuits can provide gain of -100 with a -3-dB bandwidth of 120 kHz, for a quiescent current as low as 116  $\mu$ A. Coupling capacitors C<sub>C1</sub> and C<sub>C2</sub> can be added to isolate the circuit from DC voltages, while R<sub>B1</sub> and R<sub>B2</sub> provide DC biasing. A feedback capacitor C<sub>F</sub> can also be added to improve compensation.




Figure 39. High Gain Noninverting Amplifier

#### 8.2.3 Active Filters

With a wide unity-gain bandwidth of 12 MHz, low input-referred noise density, and a low power supply current, the LMV65x devices are well suited for low-power filtering applications. Active filter topologies, like the Sallen-Key low-pass filter shown in Figure 40, are very versatile, and can be used to design a wide variety of filters (Chebyshev, Butterworth, or Bessel). The Sallen-Key topology, in particular, can be used to attain a wide range of Q, by using positive feedback to reject the undesired frequency range.

Copyright © 2005–2016, Texas Instruments Incorporated

#### LMV651, LMV652, LMV654 SNOSAI7K-SEPTEMBER 2005-REVISED MAY 2016

#### **Typical Applications (continued)**

In the circuit shown in Figure 40, the two capacitors appear as open circuits at lower frequencies and the signal is simply buffered to the output. At high frequencies the capacitors appear as short circuits and the signal is shunted to ground by one of the capacitors before it can be amplified. Near the cutoff frequency, where the impedance of the capacitances is on the same order as  $R_g$  and  $R_f$ , positive feedback through the other capacitor allows the circuit to attain the desired Q. The ratio of the two resistors, m<sup>2</sup>, provides a knob to control the value of Q obtained.




Figure 40. Sallen-Key Low-Pass Filter

#### 8.3 Dos and Don'ts

Do properly bypass the power supplies.

Do add series resistence to the output when driving capacitive loads, particularly cables, Muxes, and ADC inputs.

Do add series current limiting resistors and external Schottky clamp diodes if input voltage is expected to exceed the supplies. Limit the current to 1 mA or less (1 k $\Omega$  per volt).

### 9 Power Supply Recommendations

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI recommends that 10-nF capacitors be placed as close as possible to the operational amplifier power supply pins. For single supply, place a capacitor between V<sup>+</sup> and V<sup>-</sup> supply leads. For dual supplies, place one capacitor between V<sup>+</sup> and ground, and one capacitor between V<sup>-</sup> and ground.



### 10 Layout

#### **10.1 Layout Guidelines**

To properly bypass the power supply, several locations on a printed-circuit board need to be considered. A 6.8- $\mu$ F or greater tantalum capacitor must be placed at the point where the power supply for the amplifier is introduced onto the board. Another 0.1- $\mu$ F ceramic capacitor must be placed as close as possible to the power supply pin of the amplifier. If the amplifier is operated in a single power supply, only the V<sup>+</sup> pin needs to be bypassed with a 0.1- $\mu$ F capacitor. If the amplifier is operated in a dual power supply, both V<sup>+</sup> and V<sup>-</sup> pins must be bypassed.

It is good practice to use a ground plane on a printed-circuit board to provide all components with a low inductive ground connection.

Surface mount components in 0805 size or smaller are recommended in the LMV651-N application circuits. Designers can take advantage of the VSSOP miniature sizes to condense board layout in order to save space and reduce stray capacitance.

#### **10.2 Layout Example**




Figure 41. LMV65x Layout Example



### **11** Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

LMV651 PSPICE Model http://www.ti.com/lit/zip/snom064

LMV652 PSPICE Model http://www.ti.com/lit/zip/snom065

LMV654 PSPICE Model http://www.ti.com/lit/zip/snom066

TINA-TI SPICE-Based Analog Simulation Program, http://www.ti.com/tool/tina-ti

DIP Adapter Evaluation Module, http://www.ti.com/tool/dip-adapter-evm

TI Universal Operational Amplifier Evaluation Module, http://www.ti.com/tool/opampevm

TI Filterpro Software, http://www.ti.com/tool/filterpro

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For additional applications, see the following: AN-31 Op Amp Circuit Collection, SNLA140

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMV651	Click here	Click here	Click here	Click here	Click here
LMV652	Click here	Click here	Click here	Click here	Click here
LMV654	Click here	Click here	Click here	Click here	Click here

#### Table 2. Related Links

### **11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **11.6 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



#### 11.7 Glossary

### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	( )					()	(6)	(-)		x 7	
LMV651MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM		AY2A	Samples
LMV651MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM		AY2A	Samples
LMV651MG/NOPB	ACTIVE	SC70	DCK	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A93	Samples
LMV651MGX/NOPB	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A93	Samples
LMV652MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AB3A	Samples
LMV652MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AB3A	Samples
LMV654MT/NOPB	ACTIVE	TSSOP	PW	14	94	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV65 4MT	Samples
LMV654MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV65 4MT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV651MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV651MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV651MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV651MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV652MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV652MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV654MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV651MF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMV651MFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMV651MG/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LMV651MGX/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0
LMV652MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMV652MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV654MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0



5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMV654MT/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated