

www.ti.com

OPA2234M


LOW-POWER, PRECISION SINGLE-SUPPLY OPERATIONAL AMPLIFIERS

Check for Samples: OPA2234M

FEATURES

- Wide Supply Range:
 - Single Supply: $V_s = 2.7$ V to 36 V
 - Dual Supply: $V_S = \pm 1.35$ V to ± 18 V
- **Specified Performance:**
 - 2.7 V, 5 V, and ±15 V
- Low Quiescent Current: 250 µA/amp
- Low Input Bias Current: 35 nA Max
- Low Offset Voltage: 100 µV Typ
- High CMRR, PSRR, and A_o
- **Dual Versions**

DESCRIPTION



The OPA2234 series low-cost op amps are ideal for single-supply, low-voltage, low-power applications. The series provides lower quiescent current than older "1013"-type products and comes in current industry-standard packages and pinouts. The combination of low offset voltage, high common-mode rejection, high power-supply rejection, and a wide supply range provides excellent accuracy and versatility. Dual versions have identical specifications for maximum design flexibility. These general-purpose op amps are ideal for portable and battery-powered applications.

The OPA2234 series op amps operate from either single or dual supplies. In single-supply operation, the input common-mode range extends below ground and the output can swing to within 50mV of ground. Excellent phase margin makes the OPA2234 series ideal for demanding applications, including high load capacitance. Dual design features completely independent circuitry for lowest crosstalk and freedom from interaction.

Single and dual packages are in an SO-8 surface-mount and are specified for -55°C to 125°C operation.

ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE	PACKAGE MARKING
OPA2234MDR	SO-8 Surface-Mount	2234M

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

OPA2234M



SGDS040 -FEBRUARY 2011



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT	
Supply Voltage, V+ to V-				
Input Voltage		(V–) – 0.7 to (V+) + 0.7	V	
Output Short-Circuit ⁽¹⁾		Continuous		
Operating Temperature		–55 to 125	°C	
Storage Temperature		–55 to 125	°C	
lunction Townstature	T _{JA}	150	°C/W	
Junction Temperature	T _{JC}	39	C/W	
Lead Temperature (solderin	g, 10 s)	300	°C	

(1) Short-circuit to ground, one amplifier per package.



SGDS040 -FEBRUARY 2011

www.ti.com

ELECTRICAL CHARACTERISTICS: $V_s = 5 V$

At $T_A = -55^{\circ}C$ to $125^{\circ}C$, $V_S = 5$ V, $R_L = 10$ k Ω connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	V	$T_A = 25^{\circ}C, V_{CM} = 2.5 V$		±40	±100	μV
input Onset Voltage	V _{OS}	$V_{CM} = 2.5 V$			±600	μv
vs Temperature ⁽¹⁾	dV _{OS} /dT	Operating Temperature Range		±3		µV/°C
vs Power Supply	PSRR	$V_{S} = 2.7 \text{ V to } 30 \text{ V},$ $V_{CM} = 1.7 \text{ V}$		3	20	μV/V
vs Time				0.2		µV/mo
Channel Separation (Dual)				0.3		μV/V
INPUT BIAS CURRENT						
Input Bias Current ⁽²⁾	I _B	$V_{CM} = 2.5 V$		–15	-35	nA
Input Offset Current	I _{OS}	$V_{CM} = 2.5 V$		±1	±12	nA
NOISE		f = 1 kHz				
Input Voltage Noise Density	Vn			25		nV/√Hz
Current Noise Density	l _n			80		fA/√Hz
INPUT VOLTAGE RANGE					H	
Common-Mode Voltage Range			0.5		(V+) – 1	V
Common-Mode Rejection	CMRR	$V_{CM} = 0.5 V \text{ to } 4 V$	86	106		dB
INPUT IMPEDANCE						
Differential				10 ⁷ 5		Ω pF
Common-Mode		V _{CM} = 2.5 V		10 ¹⁰ 6		Ω∥pF
OPEN-LOOP GAIN			I		1	
Open Leen Veltage Cain	٨	R_L = 10 kΩ, V_O = 0.25 V to 4 V	78	120		dB
Open-Loop Voltage Gain	A _{OL}	$R_L = 2 k\Omega$, $V_O = 0.5 V$ to 4 V	75	96		dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	C _L = 100 pF		0.35		MHz
Slew Rate	SR			0.2		V/µs
Settling Time:						
0.1%		G = 1, 3 V Step, C _L = 100 pF		15		μs
0.01%		G = 1, 3 V Step, C _L = 100 pF		25		μs
Overload Recovery Time		(V_{IN}) (Gain) = V _S		16		μs
OUTPUT						
Voltage Output:						
Positive		$R_L = 10 \text{ k}\Omega \text{ to } V_S/2$	(V+) – 1	(V+) – 0.65		V
Negative		$R_L = 10 \text{ k}\Omega \text{ to } V_S/2$	0.25	0.05		V
Positive		$R_L = 10 \text{ k}\Omega \text{ to Ground}$	(V+) – 1	(V+) – 0.65		V
Negative		$R_L = 10 \text{ k}\Omega \text{ to Ground}$	0.1	0.05		V
Short-Circuit Current	I _{SC}			±11		mA
Capacitive Load Drive (Stable Operation) ⁽³⁾		G = 1		1000		pF
POWER SUPPLY		· · · · · · · · · · · · · · · · · · ·				
Specified Operating Voltage				5		V
Operating Voltage Range			2.7		36	V
Quiescent Current (per amplifie	r) lo	I _O = 0		250	550	μA

(1) Wafer-level tested to 95% confidence level.

(2) Positive conventional current flows into the input terminals.

(3) See Small-Signal Overshoot vs Load Capacitance typical curve.

© 2011, Texas Instruments Incorporated

Texas Instruments

www.ti.com

SGDS040 -FEBRUARY 2011

ELECTRICAL CHARACTERISTICS: $V_s = 5 V$ (continued)

At $T_A = -55^{\circ}C$ to $125^{\circ}C$, $V_S = 5$ V, $R_L = 10$ k Ω connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TEMPERATURE RANGE						
Specified Range		-55		125	°C	
Operating Range		-55		125	°C	
Storage		-55		125	°C	
Thermal Resistance θ _{JA}			150		°C/W	



SGDS040 -FEBRUARY 2011

www.ti.com

ELECTRICAL CHARACTERISTICS: $V_s = 2.7 V$

At $T_A = -55^{\circ}C$ to $125^{\circ}C$, $V_S = 2.7$ V, $R_L = 10$ k Ω connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	V _{OS}	$T_A = 25^{\circ}C, V_{CM} = 1.35 V$		±40	±100	μV
input Onset Voltage	VOS	V _{CM} = 1.35 V			±600	μv
vs Temperature ⁽¹⁾	dV _{OS} /dT	Operating Temperature Range		±3		μV/°C
vs Power Supply	PSRR	$V_{S} = 2.7 V \text{ to } 30 V,$ $V_{CM} = 1.7 V$		3	20	μV/V
vs Time				0.2		µV/mo
Channel Separation (Dual)				0.3		μV/V
INPUT BIAS CURRENT					·	
Input Bias Current ⁽²⁾	I _B	V _{CM} = 1.35 V		–15	-35	nA
Input Offset Current	I _{OS}	V _{CM} = 1.35 V		±1	±12	nA
NOISE		f = 1 kHz			·	
Input Voltage Noise Density	V _n			25		nV/√Hz
Current Noise Density	l _n			80		fA/√Hz
INPUT VOLTAGE RANGE		· · · ·			I	
Common-Mode Voltage Range			0.5		(V+) – 1.1	V
Common-Mode Rejection	CMRR	V _{CM} = 0.5 V to 1.6 V	86	106		dB
INPUT IMPEDANCE		-				
Differential				10 ⁷ 5		Ω pF
Common-Mode		V _{CM} = 1.35 V		10 ¹⁰ 6		Ω pF
OPEN-LOOP GAIN		OW OW				
		$R_L = 10 \text{ k}\Omega$, $V_O = 0.25 \text{ V}$ to 1.7 V	78	125		dB
Open-Loop Voltage Gain	A _{OL}	$R_L = 2 k\Omega, V_Q = 0.5 V to 1.7 V$	69	96		dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	C _L = 100 pF		0.35		MHz
Slew Rate	SR	<u> </u>		0.2		V/µs
Settling Time:						•
0.1%		G = 1, 1 V Step, C _L = 100 pF		6		μs
0.01%		G = 1, 1 V Step, C _L = 100 pF		16		μs
Overload Recovery Time		(V _{IN}) (Gain) = V _S		8		μs
OUTPUT						•
Voltage Output:						
Positive		$R_{L} = 10 \text{ k}\Omega \text{ to } V_{S}/2$	(V+) – 1	(V+) – 0.6		V
Negative		$R_L = 10 \text{ k}\Omega \text{ to } V_S/2$	0.25	0.05		V
Positive		$R_{L} = 10 \text{ k}\Omega \text{ to Ground}$	(V+) – 1	(V+) – 0.65		V
Negative		$R_{\rm L} = 10 \ \rm k\Omega$ to Ground	0.1	0.05		V
Short-Circuit Current	I _{SC}		-	±8		mA
Capacitive Load Drive (Stable Operation) ⁽³⁾		G = 1		1000		pF
POWER SUPPLY						
Specified Operating Voltage				2.7		V
Operating Voltage Range			2.7		36	V
Quiescent Current (per amplifier)	l _Q	I _O = 0		250	550	μA

(1) Wafer-level tested to 95% confidence level.

(2) Positive conventional current flows into the input terminals.

(3) See Small-Signal Overshoot vs Load Capacitance typical curve.

© 2011, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

SGDS040 -FEBRUARY 2011

ELECTRICAL CHARACTERISTICS: $V_s = 2.7 V$ (continued)

At $T_A = -55^{\circ}C$ to $125^{\circ}C$, $V_S = 2.7$ V, $R_L = 10$ k Ω connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPERATURE RANGE					
Specified Range		-55		125	°C
Operating Range		-55		125	°C
Storage		-55		125	°C
Thermal Resistance θ _{JA}			150		°C/W



SGDS040 -FEBRUARY 2011

www.ti.com

ELECTRICAL CHARACTERISTICS: $V_s = \pm 15 V$

At $T_A = -55^{\circ}C$ to $125^{\circ}C$, $V_S = \pm 15$ V, $R_L = 10$ k Ω connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
	M	$T_A = 25^{\circ}C, V_{CM} = 0 V$		±70	±250	
Input Offset Voltage	V _{OS}	V _{CM} = 0 V				μV
vs Temperature ⁽¹⁾	dV _{OS} /dT	Operating Temperature Range		±3		μV/°C
vs Power Supply	PSRR	$V_{\rm S} = \pm 1.35 \text{ V to } \pm 18 \text{ V},$ $V_{\rm CM} = 0 \text{ V}$		3	20	μV/V
vs Time				0.2		µV/mo
Channel Separation (Dual)				0.3		μV/V
INPUT BIAS CURRENT						
Input Bias Current ⁽²⁾	I _B	$V_{CM} = 0 V$		-12	-30	nA
Input Offset Current	I _{OS}	$V_{CM} = 0 V$		±1	±12	nA
NOISE		f = 1 kHz				
Input Voltage Noise Density	V _n			25		nV/√Hz
Current Noise Density	l _n			80		fA/√Hz
INPUT VOLTAGE RANGE		-				
Common-Mode Voltage Range			(V–) + 1		(V+) – 1	V
Common-Mode Rejection	CMRR	$V_{CM} = -14 \text{ V to } 14 \text{ V}$	86	106		dB
INPUT IMPEDANCE		-				
Differential				10 ⁷ 5		Ω pF
Common-Mode		V _{CM} = 0 V		10 ¹⁰ 6		Ω∥pF
OPEN-LOOP GAIN		-	1			
Open-Loop Voltage Gain	A _{OL}	$V_0 = -13.5 \text{ V to } 13 \text{ V}$	87	120		dB
FREQUENCY RESPONSE	-	-	•			
Gain-Bandwidth Product	GBW	C _L = 100 pF		0.35		MHz
Slew Rate	SR			0.2		V/µs
Settling Time:						
0.1%		G = 1, 10 V Step, C _L = 100 pF		41		μs
0.01%		G = 1, 10 V Step, C _L = 100 pF		47		μs
Overload Recovery Time		(V_{IN}) (Gain) = V _S		22		μs
OUTPUT						
Voltage Output:						
Positive			(V+) – 2	(V+) − 0.7		V
Negative			(V–) + 1.5	(V–) + 0.15		V
Short-Circuit Current	I _{SC}			±22		mA
Capacitive Load Drive (Stable Operation) ⁽³⁾		G = 1		1000		pF
POWER SUPPLY						
Specified Operating Voltage				±15		V
Operating Voltage Range			±1.35		±18	V
Quiescent Current (per amplifier)) lo	$I_{O} = 0$		±275	±550	μA

(1) Wafer-level tested to 95% confidence level.

(2) Positive conventional current flows into the input terminals.
(3) See Small-Signal Overshoot vs Load Capacitance typical curve.

ÈXAS NSTRUMENTS

www.ti.com

SGDS040 -FEBRUARY 2011


ELECTRICAL CHARACTERISTICS: $V_s = \pm 15 V$ (continued) At $T_A = -55^{\circ}C$ to $125^{\circ}C$, $V_S = \pm 15 V$, $R_L = 10 k\Omega$ connected to $V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TEMPERATURE RANGE						
Specified Range		-55		125	°C	
Operating Range		-55		125	°C	
Storage		-55		125	°C	
Thermal Resistance θ _{JA}			150		°C/W	




OPA2234M





Texas Instruments

www.ti.com






OPA2234M




SGDS040 -FEBRUARY 2011



TEXAS INSTRUMENTS

www.ti.com

SGDS040 -FEBRUARY 2011





APPLICATION INFORMATION

The OPA2234 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. Power-supply pins should be bypassed with 10 nF ceramic capacitors.

OPERATING VOLTAGE

The OPA2234 series op amps operate from single (2.7 V to 36 V) or dual (±1.35 V to ±18 V) supplies with excellent performance. Specifications are production tested with 2.7 V, 5 V, and ±15 V supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Characteristic curves.



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	e Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA2234MDR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU-DCC	Level-3-260C-168 HR	-55 to 125	2234M	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2234M :



www.ti.com

PACKAGE OPTION ADDENDUM

6-Feb-2020

• Catalog: OPA2234

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2234MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Sep-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2234MDR	SOIC	D	8	2500	367.0	367.0	35.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated