

Technical documentation



Support & training



OPA863, OPA2863, OPA4863 SBOS982H – JUNE 2020 – REVISED AUGUST 2022

# OPAx863 Low-Power, 110-MHz, Rail-to-Rail Input and Output Amplifier

### **1** Features

- Wide-bandwidth
  - Unity-gain bandwidth: 110-MHz ( $A_V$ = 1 V/V)
  - Gain-bandwidth product: 50-MHz
- Low power

•


- Quiescent current: 700-µA/ch (typical)
- Power down mode:  $1.5 \mu A$  (maximum,  $V_S = 3 V$ )
- Supply voltage: 2.7-V to 12.6-V
- Input voltage noise: 5.9-nV/√Hz
- Slew rate: 105-V/µs
- Rail-to-rail input and output
- HD<sub>2</sub>/HD<sub>3</sub>: –129 dBc/–138 dBc at 20 kHz (2-V<sub>PP</sub>)
- Operating temperature range: –40°C to +125°C
- Additional features:
  - Overload power limit
  - Output short-circuit protection
- High-precision version: OPAx863A

### 2 Applications

- Low-power SAR and ΔΣ ADC driver
- ADC reference buffer
- Low-side current sensing
- Photodiode TIA interface
- Inductive sensing
- Ultrasonic flow meters
- Multi-function printers
- MDAC output buffer

ÆÀ

· Gain and active filter stages



**Application Circuits Using OPAx863** 

### **3 Description**

The OPAx863 devices are low-power, unity-gain stable, rail-to-rail input and output, voltage-feedback operational amplifiers designed to operate over a power supply range of 2.7-V to 12.6-V. Consuming only 700- $\mu$ A per channel, the OPAx863 devices offer a gain-bandwidth product of 50-MHz, slew rate of 105-V/ $\mu$ s with a voltage noise density of 5.9-nV/ $\sqrt{Hz}$ .

The rail-to-rail input stage with 2.7-V supply operation is useful in portable battery powered applications. The rail-to-rail input stage is well matched for gain-bandwidth product and noise across the full input common-mode voltage range, enabling superior performance with wide-input dynamic range. The OPA863 features a power-down (PD) mode with a PD quiescent current ( $I_Q$ ) of 1.5-µA (maximum) with turn-on or turn-off within 6.5-µs with a 3-V supply.

The OPAx863 devices include overload power limiting to limit the increase in  $I_Q$  with saturated outputs, thereby preventing excessive power dissipation in power conscious battery-operated systems. The output stage is short-circuit protected, making it conducive to ruggedized environments.


Device information (A)						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
OPA863	SOT-23 (5) (DBV) <sup>(3)</sup>	2.90 mm × 1.60 mm				
UFA003	SOT-23 (6) (DBV)	2.90 mm × 1.60 mm				
	VSSOP (8) (DGK)	3.00 mm × 3.00 mm				
OPA2863	WQFN (10) (RUN)	2.00 mm × 2.00 mm				
	SOIC (8) (D)	4.90 mm × 3.91 mm				
OPA4863	TSSOP (14) (PW) <sup>(3)</sup>	5.00 mm × 4.40 mm				

Device Information<sup>(1)(2)</sup>

 For all available packages, see the orderable addendum at the end of the data sheet.

(2) For related products, see *Device Comparison* 

(3) Preview packages.



Distortion Performance in G = 1 V/V

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.



# **Table of Contents**

1 Features1
2 Applications 1
3 Description1
4 Revision History2
5 Device Comparison Table4
6 Pin Configuration and Functions4
7 Specifications
7.1 Absolute Maximum Ratings7
7.2 ESD Ratings7
7.3 Recommended Operating Conditions7
7.4 Thermal Information: OPA8638
7.5 Thermal Information: OPA28638
7.6 Thermal Information: OPA48638
7.7 Electrical Characteristics: V <sub>S</sub> = 10 V9
7.8 Electrical Characteristics: V <sub>S</sub> = 3 V11
7.9 Typical Characteristics: V <sub>S</sub> = 10 V 13
7.10 Typical Characteristics: V <sub>S</sub> = 3 V 18
7.11 Typical Characteristics: V <sub>S</sub> = 3 V to 10 V 20
8 Detailed Description
8.1 Overview
8.2 Functional Block Diagram22
8.3 Feature Description23

8.4 Device Functional Modes	.24
9 Application and Implementation	.25
9.1 Application Information	
9.2 Low-Side Current Sensing	
9.3 Front-End Gain and Filtering	
9.4 Low-Power SAR ADC Driver and Reference	
Buffer	.27
9.5 Variable Reference Generator Using MDAC	
9.6 Clamp-On Ultrasonic Flow Meter	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 Receiving Notification of Documentation Updates.	
12.3 Support Resources	
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	. 31

### **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision G (July 2022) to Revision H (August 2022)	Page
•	Changed the status of the RUN Package, from: preview to: production	4
С	hanges from Revision F (April 2022) to Revision G (July 2022)	Page
•	Added OPAx863A information to the <i>Features</i> section	1
•	Added the DBV package, 5-pin SOT23 to the data sheet	1
•	Changed the status of the D Package, from: preview to: production	4
•	Updated the Output Voltage vs Load Current and Output Voltage vs Load Current figures to show the	typical
	device performance	13
С	hanges from Revision E (November 2021) to Revision F (April 2022)	Page
•	Added the D package, 8-pin SOIC and RUN package, 10-pin WQFN to the data sheet	1
С	hanges from Revision D (July 2021) to Revision E (November 2021)	Page
•	Updated the title of the data sheet	1
•	Updated the <i>Description</i> section	
•	Changed the status of the DBV Package, from: preview to: production	
•	Removed footnote from Electrical Characteristics: 10 V and Electrical Characteristics: 3 V tables	9
•	Removed the links to the Noninverting and Inverting Amplifier figures in the Typical Characteristics	: V <sub>S</sub> = 10
	V, Typical Characteristics: $V_S = 3$ V, and Typical Characteristics: $V_S = 3$ V to 10 V sections	13
•	Updated the title of the Frequency Response vs Load Capacitance, Frequency Response vs Ambi	ent
	Temperature, and Frequency Response vs Output Voltage figures in the Typical Characteristics: V	<sub>S</sub> = 10 V
	section	13
•	Added the Quiescent Current Distribution, Input Bias Current Distribution, Input Offset Voltage Dist Input Offset Voltage Drift Distribution, Input Offset Voltage Drift Distribution, Quiescent Current vs Temperature, Input Bias Current vs Ambient Temperature, Input Offset Voltage vs Ambient Temper	Ambient



	Turn-On Time to DC InputTurn-Off Time to DC Input, Power-Down Quiescent Current Distribution, ar	nd
	Power-Down $I_Q$ vs Ambient Temperature figures to the Typical Characteristics: $V_S = 10$ V section	
•	Updated the titles to the Frequency Response vs Supply Voltage figures in the Typical Characteristic	
	V to 10 V section.	
•	Removed the units from the Quiescent Current Distribution, Input Bias Current Distribution, and Input	t Offset
	Voltage Distribution figures in the Typical Characteristics: $V_{\rm S}$ = 3 V to 10 V section	
•	Removed the DGK package from the Quiescent Current vs Ambient Temperature and Input Bias Cul	
	Ambient Temperature figures in the Typical Characteristics: $V_S = 3 V$ to 10 V section	
•	Updated the Common-Mode Rejection Ratio vs Frequency, Power Supply Rejection Ratio vs Freque	
	Open-Loop Gain and Phase vs Frequency figures in the Typical Characteristics: $V_S = 3 V$ to 10 V set	
•	Removed the Quiescent Current Distribution, Input Bias Current Distribution, Input Offset Voltage Dis	
	Input Offset Voltage Drift Distribution, Quiescent Current vs Ambient Temperature, Input Bias Curren	
	Ambient Temperature, and Input Offset Voltage vs Ambient Temperature figures from the Typical	
	Characteristics: $V_{\rm S}$ = 3 V to 10 V section	20
•	Updated the Overview section.	
•	Updated the <i>Input Stage</i> section	
•	Updated the ESD Protection section.	
•	Updated the Power-Down Mode section	
•	Removed the Split-Supply Operation (±1.35 V to ±6.3 V), Single-Supply Operation (2.7 V to 12.6 V),	
	Gain Configurations, Transimpedance Amplifier, Design Requirements, Detailed Design Procedure,	
	Application Curves sections.	
•	Updated the Clamp-On Ultrasonic Flow Meter section	
•	Updated the Layout Guidelines section	
•	Updated the Thermal Considerations section	
•	Updated the Layout Recommendation figure title in the Layout Example section	
~	ennes from Revision C (Annil 2024) to Revision R (July 2024)	
	nanges from Revision C (April 2021) to Revision D (July 2021)	Page
•	Added Thermal Information for OPA4863PW to the Specifications section	8
Cł	nanges from Revision B (April 2021) to Revision C (April 2021)	Page
•	Removed A from the device name OPAx863 in the Description section	1
•	Removed A from the device name OPAx863 in the Device Comparison Table section	
•	Added power-down mode information for DBV package to the datasheet	
	nanges from Revision A (June 2020) to Revision B (April 2021)	Page


- Updated the numbering format for tables, figures, and cross-references throughout the document......1




### **5** Device Comparison Table

DEVICE	±V <sub>S</sub> (V)	I <sub>Q</sub> / CHANNEL (mA)	GBWP (MHz)	SLEW RATE (V/µs)	VOLTAGE NOISE (nV/√ Hz)	AMPLIFIER DESCRIPTION
OPAx863	±6.3	0.70	50	105	5.9	Unity-gain stable RRIO Bipolar Amplifier
LMH6643	±6.4	2.7	65	130	17	Unity-gain stable NRI/RRO Bipolar Amplifier
OPAx810	±13.5	3.6	70	200	6.3	Unity-gain stable RRIO FET-Input Amplifier
OPAx837	±2.7	0.6	50	105	4.7	Unity-gain stable NRI/RRO Bipolar Amplifier
OPAx607	±2.75	0.9	50	24	3.8	Decompensated Gain of 6 V/V stable CMOS Amplifier

## **6** Pin Configuration and Functions






#### Table 6-1. Pin Functions

	PIN					
NAME	OPA863		TYPE <sup>(1)</sup>	DESCRIPTION		
	SOT-23 (6)	SOT-23 (5)				
PD	5	_	I	Power down. Low = disabled, high = normal operation (pin must be driven).		
VIN+	3	3	I	Noninverting input pin		
VIN-	4	4	I	Inverting input pin		
VOUT	1	1	0	Output pin		
VS-	2	2	Р	Negative power-supply pin		
VS+	6	5	Р	Positive power-supply pin		


(1) I = input, O = output, and P = power.





(Top View)






#### Table 6-2. Pin Functions

	PIN			DESCRIPTION		
	OPA2863		TYPE <sup>(1)</sup>			
NAME	SOIC, VSSOP	WQFN				
PD1	_	4	I	Amplifier 1 power down. Low = disabled, high = normal operation (pin must be driven).		
PD2	_	6	I	Amplifier 2 power down. Low = disabled, high = normal operation (pin must be driven).		
VIN1–	2	2	I	Amplifier 1 inverting input pin		
VIN1+	3	3	Ι	Amplifier 1 noninverting input pin		
VIN2–	6	8	Ι	Amplifier 2 inverting input pin		
VIN2+	5	7	Ι	Amplifier 2 noninverting input pin		
VOUT1	1	1	0	Amplifier 1 output pin		
VOUT2	7	9	0	Amplifier 2 output pin		
VS-	4	5	Р	Negative power-supply pin		
VS+ 8 10		10	Р	Positive power-supply pin		

(1) I = input, O = output, and P = power.





#### Figure 6-5. PW Package (Preview), 14-Pin TSSOP (Top View)

#### Table 6-3. Pin Functions

PIN						
OPA4863		TYPE <sup>(1)</sup>	DESCRIPTION			
NAME	TSSOP					
VIN1–	2	I	Amplifier 1 inverting input pin			
VIN1+	3	I	Amplifier 1 noninverting input pin			
VIN2–	6	I	Amplifier 2 inverting input pin			
VIN2+	5	I	Amplifier 2 noninverting input pin			
VIN3–	9	I	Amplifier 3 inverting input pin			
VIN3+	10	I	Amplifier 3 noninverting input pin			
VIN4–	13	I	Amplifier 4 inverting input pin			
VIN4+	12	I	Amplifier 4 noninverting input pin			
VOUT1	1	0	Amplifier 1 output pin			
VOUT2	7	0	Amplifier 2 output pin			
VOUT3	8	0	Amplifier 3 output pin			
VOUT4	14	0	Amplifier 4 output pin			
VS- 11		Р	Negative power-supply pin			
VS+	4	Р	Positive power-supply pin			

(1) I = input, O = output, and P = power.



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V to V	Supply voltage		13	V
$V_{S-}$ to $V_{S+}$	Supply turn-on/off maximum dV/dt, DBV and D packages		0.1	V/µs
VI	Input voltage	V <sub>S-</sub> - 0.5	V <sub>S+</sub> + 0.5	V
V <sub>ID</sub>	Differential input voltage		±1	V
l <sub>l</sub>	Continuous input current <sup>(2)</sup>		±10	mA
I <sub>O</sub>	Continuous output current <sup>(3)</sup>		±30	mA
	Continuous power dissipation	See Thermal	Information	
TJ	Maximum junction temperature		150	°C
T <sub>A</sub>	Operating free-air temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Continuous input current limit for both the ESD diodes to supply pins and amplifier differential input clamp diode. The differential input clamp diode limits the voltage across it to 1 V with this continuous input current flowing through it.

(3) Long-term continuous current for electromigration limits.

#### 7.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
V(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22 <sup>(2)</sup>	±1000	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>S+</sub> - V <sub>S-</sub>	Total supply voltage	2.7	10	12.6	V
T <sub>A</sub>	Ambient temperature	-40	25	125	°C



### 7.4 Thermal Information: OPA863

		OPA863	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT23)	UNIT
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	161.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	73.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	21.2	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	42.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.5 Thermal Information: OPA2863

	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	D (SOIC)	RUN (WQFN)	UNIT
		8 PINS	8 PINS	10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	180.3	120.0	110.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	67.5	63.3	66.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	101.9	63.2	43.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	9.8	17.2	2.9	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	100.1	62.5	43.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.6 Thermal Information: OPA4863

		OPA4863	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	99.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	27.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	56.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	4.4	°C/W
Y <sub>JB</sub>	Junction-to-board characterization parameter	55.3	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



### 7.7 Electrical Characteristics: V<sub>S</sub> = 10 V

at  $V_{S+} = 5 V$ ,  $V_{S-} = -5 V$ , G = 1 V/V,  $R_F = 0 \Omega$  for G = 1 V/V, otherwise  $R_F = 1 k\Omega$  for other gains,  $C_L = 1 pF$ ,  $R_L = 2 k\Omega$  referenced to mid-supply, input and output common-mode is at mid-supply, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
AC PER	FORMANCE	1						
SSBW	Small-signal bandwidth	V <sub>OUT</sub> = 20 mV <sub>PP</sub> , G = 1, < 1 dB peaking		110		MHz		
GBWP	Gain-bandwidth product			50		MHz		
LSBW	Large-signal bandwidth	V <sub>OUT</sub> = 2 V <sub>PP</sub>		17		MHz		
	Bandwidth for 0.1-dB flatness	$V_{OUT} = 20 \text{ mV}_{PP}$		15		MHz		
SR	Slew rate	$V_{OUT} = 2-V$ step, G = -1		105		V/µs		
	Rise, fall time	V <sub>OUT</sub> = 200–mV step		9		ns		
	Settling time to 0.1%			57				
	Settling time to 0.01%	V <sub>OUT</sub> = 2–V step		70		ns		
	Overshoot/undershoot	V <sub>OUT</sub> = 2–V step		1		%		
		G = -1, 0.5 V overdrive beyond supplies		70				
	Overdrive recovery time	G = 1, 0.5 V overdrive beyond supplies		100		ns		
HD2	Second-order harmonic distortion			-129				
HD3	Third-order harmonic distortion	f = 20 kHz, V <sub>OUT</sub> = 2 V <sub>PP</sub>		-138		dBc		
HD2	Second-order harmonic distortion			-107				
HD3	Third-order harmonic distortion	f = 100 kHz, V <sub>OUT</sub> = 2 V <sub>PP</sub>		-125		dBc		
e <sub>N</sub>	Input voltage noise	Flatband, 1/f corner at 25 Hz		5.9		nV/√Hz		
i <sub>N</sub>	Input current noise	Flatband, 1/f corner at 2 kHz		0.4		pA/√Hz		
'N	Closed-loop output impedance	f = 1  MHz		0.4		Ω		
	Channel-to-channel crosstalk	$f = 1 \text{ MHz}, V_{OUT} = 2 V_{PP}$				dBc		
	FORMANCE			124		480		
A <sub>OL</sub>	Open-loop voltage gain	V <sub>OUT</sub> = ±2.5 V	110	128		dB		
V <sub>OS</sub>		VOUT - 12.3 V	-1.3	±0.4	1.3	mV		
VOS	Input-referred offset voltage	T <sub>A</sub> = –40°C to +125°C, D, RUN and DGK packages	-3.5	±0.4	3.5	IIIV		
	Input offset voltage drift	$T_A = 0^{\circ}C$ to +85°C, DBV package	-4.4	±1	4.4	µV/°C		
		$T_A = -40^{\circ}C$ to +125°C, DBV package	-4.9	±1	4.9			
		T <sub>A</sub> ≅ 25°C		0.3	0.73			
	Input bias current	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			1.2	μA		
		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			1.6	P		
	Input bias current drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±3	7.6	nA/°C		
	Input offset current		-30	±10	30	nA		
INPUT	•							
	Input common-mode voltage range		V <sub>S-</sub> -0.2		V <sub>S+</sub> +0.2	V		
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2 V$ to $V_{S+} - 1.6 V$	100	120	VS++0.2	dB		
	Input impedance common-mode	VCM VS_ 0.2 V 10 VS+ 1.0 V	100	650    0.8		MΩ    pF		
	Input impedance differential mode			200    0.5		kΩ    pF		
Ουτρυι				200    0.5		1775    hL		
JUIPUI		T ~ 25°C		V 2014	V +0.2			
V <sub>OL</sub>	Output voltage, low	T <sub>A</sub> ≅ 25°C		V <sub>S</sub> +0.14	V <sub>S</sub> +0.2	V		
		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		V <sub>S</sub> +0.15	V <sub>S-</sub> +0.22	<u>'</u>		
V <sub>OH</sub>	Output voltage, high	T <sub>A</sub> ≅ 25°C	V <sub>S+</sub> -0.2	V <sub>S+</sub> -0.14		V		
<b>.</b>		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	V <sub>S+</sub> 0.2	V <sub>S+</sub> 0.15				

at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , G = 1 V/V,  $R_F = 0 \Omega$  for G = 1 V/V, otherwise  $R_F = 1 \text{ k}\Omega$  for other gains,  $C_L = 1 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$  referenced to mid-supply, input and output common-mode is at mid-supply, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Linear output drive (sourcing/ sinking)	$V_{OUT} = \pm 2.5 \text{ V}, \Delta V_{OS} < 1 \text{ mV}^{(2)}$	25	30		mA	
	Short-circuit current			45		mA	
POWER	SUPPLY						
		T <sub>A</sub> ≅ 25°C		700	970		
l <sub>Q</sub>	Quiescent current per amplifier	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			1280	μA	
PSRR	Power-supply rejection ratio	$\Delta V_{\rm S} = \pm 2 \ V^{(1)}$	100	120		dB	
POWER	DOWN (Pin Must be Driven)		l				
	Enable voltage threshold	Specified <i>on</i> above V <sub>S+</sub> –0.5 V			4.5	V	
	Disable voltage threshold	Specified off below V <sub>S+</sub> -1.5 V	3.5			V	
	Power-down quiescent current per channel	PD ≤ V <sub>S+</sub> −1.5 V		2	3.3	μA	
	Power-down pin bias current			2	50	nA	
	Turn-on time delay			6		μs	
	Turn-off time delay			4.5		μs	
AUXILIA	ARY INPUT STAGE		l				
	Gain-bandwidth product			50		MHz	
	Input voltage noise	Flatband, 1/f corner at 25 Hz		6		nV/√Hz	
	Input current noise	Flatband, 1/f corner at 100 Hz		0.4		pA/√Hz	
	Input-referred offset voltage		-1.3	±0.15	1.3	mV	
	Input bios surrent	T <sub>A</sub> ≅ 25°C		0.2	0.6	^	
	Input bias current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		0.2	1.3	μA	
	Common-mode rejection ratio	V <sub>CM</sub> = 4.1 V to 5.2 V	100	120		dB	
	Power supply rejection ratio	$\Delta V_{\rm S} = \pm 0.6  \rm V$	100	120		dB	

(1) Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

(2) Change in input offset voltage from no-load condition.



### 7.8 Electrical Characteristics: V<sub>S</sub> = 3 V

at  $V_{S+}$  = 3 V,  $V_{S-}$  = 0 V, G = 1,  $R_F$  = 0  $\Omega$  for G =1 V/V, otherwise  $R_F$  = 1 k $\Omega$  for other gains,  $C_L$  = 1 pF,  $R_L$  = 2 k $\Omega$  connected to 1 V, input and output  $V_{CM}$  = 1 V, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT			
AC PERI	FORMANCE								
SSBW	Small-signal bandwidth	V <sub>OUT</sub> = 20 mV <sub>PP</sub> , G = 1		97		MHz			
GBWP	Gain-bandwidth product			50		MHz			
LSBW	Large-signal bandwidth	V <sub>OUT</sub> = 1 V <sub>PP</sub>		26		MHz			
	Bandwidth for 0.1-dB flatness	V <sub>OUT</sub> = 20 mV <sub>PP</sub>		10		MHz			
SR	Slew rate	V <sub>OUT</sub> = 1–V step, Gain = –1		105		V/µs			
	Rise, fall time	V <sub>OUT</sub> = 200–mV step		10		ns			
	Settling time to 0.1%			58					
	Settling time to 0.01%	V <sub>OUT</sub> = 1–V step		90		ns			
	Overshoot			2		0/			
	Undershoot	V <sub>OUT</sub> = 1–V step		16		%			
		G = -1, 0.5V overdrive beyond supplies		95		20			
	Overdrive recovery time	G = 1, 0.5V overdrive beyond supplies		100		ns			
HD2	Second-order harmonic distortion			-123					
HD3	Third-order harmonic distortion	f = 20 kHz, V <sub>OUT</sub> = 1 V <sub>PP</sub>		-132		dBc			
HD2	Second-order harmonic distortion			-109					
HD3	Third-order harmonic distortion	f = 100 kHz, V <sub>OUT</sub> = 1 V <sub>PP</sub>		-129		dBc			
e <sub>N</sub>	Input voltage noise	Flatband, 1/f corner at 25 Hz		6		nV/√Hz			
i <sub>N</sub>	Input current noise	Flatband, 1/f corner at 2 kHz		0.4		pA/√Hz			
	Closed-loop output impedance	f = 1 MHz		0.2		Ω			
	Channel-to-channel crosstalk	f = 1 MHz, V <sub>OUT</sub> = 1 V <sub>PP</sub>		-127		dBc			
DC PERI	FORMANCE								
A <sub>OL</sub>	Open-loop voltage gain	V <sub>OUT</sub> = 1 V to 2 V	104	123		dB			
V <sub>OS</sub>	Input-referred offset voltage		-1.3	±0.4	1.3	mV			
		$T_A = -40^{\circ}$ C to +125°C, D, RUN and DGK packages	-3.5	±1	3.5				
	Input offset voltage drift	T <sub>A</sub> = 0°C to +85°C, DBV package	to +85°C, DBV package -4.4 ±1		4.4	uV/°C			
		T <sub>A</sub> = –40°C to +125°C, DBV package	-5	±1	5				
		T <sub>A</sub> ≅ 25°C		0.3	0.73				
	Input bias current	$T_A = -40^{\circ}C$ to +85°C			1.2	μA			
		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			1.56				
	Input bias current drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±3	7.4	nA/°C			
	Input offset current		-30	±10	30	nA			
INPUT									
	Input common-mode voltage range		V <sub>S-</sub> -0.2		V <sub>S+</sub> +0.2	V			
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2 \text{ V to } V_{S+} - 1.6 \text{ V}$	94	115		dB			
	Input impedance common-mode			360    0.9		MΩ    pF			
	Input impedance differential mode			200    0.5		kΩ    pF			
OUTPUT	•								
		T <sub>A</sub> ≅ 25°C		V <sub>S-</sub> + 0.13	V <sub>S-</sub> + 0.15	V			
V <sub>OL</sub>	Output voltage, low	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		V <sub>S-</sub> + 0.13	V <sub>S-</sub> + 0.16	6 V			
V		T <sub>A</sub> ≅ 25°C V <sub>S+</sub> -0.15 V <sub>S+</sub> -0.13				N/			
V <sub>OH</sub>	Output voltage, high	T <sub>A</sub> = -40°C to +125°C $V_{S+}$ -0.15 $V_{S+}$ -0.13			V				



### 7.8 Electrical Characteristics: V<sub>S</sub> = 3 V (continued)

at  $V_{S+} = 3 \text{ V}$ ,  $V_{S-} = 0 \text{ V}$ , G = 1,  $R_F = 0 \Omega$  for G = 1 V/V, otherwise  $R_F = 1 \text{ k}\Omega$  for other gains,  $C_L = 1 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$  connected to 1 V, input and output  $V_{CM} = 1 \text{ V}$ , and  $T_A \cong 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Linear output drive (sourcing/ sinking)	$V_{OUT}$ = ±0.7 V, $\Delta V_{OS}$ < 1 mV <sup>(2)</sup>	23	33		mA
	Short-circuit current			45		mA
POWER	SUPPLY		<b>I</b>			
	Quiescent current per emplifier	T <sub>A</sub> ≅ 25°C		690	910	
l <sub>Q</sub>	Quiescent current per amplifier	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$			1180	μA
PSRR	Power-supply rejection ratio	$\Delta V_{\rm S} = \pm 1 \ V^{(1)}$	100	120		dB
POWER	DOWN (Pin Must be Driven)					
	Enable voltage threshold	Specified <i>on</i> above V <sub>S+</sub> – 0.5 V			2.5	V
	Disable voltage threshold	Specified off below V <sub>S+</sub> – 1.5 V	1.5			V
	Power-down quiescent current per channel	PD ≤ V <sub>S+</sub> – 1.5 V		0.8	1.5	μA
	Power-down pin bias current			1	50	nA
	Turn-on time delay			6.5		μs
	Turn-off time delay			5		μs
AUXILIA	ARY INPUT STAGE					
	Gain-bandwidth product			50		MHz
	Input voltage noise	Flatband, 1/f corner at 25 Hz		6		nV/√Hz
	Input current noise	Flatband, 1/f corner at 100 Hz		0.4		pA/√Hz
	Input-referred offset voltage		-1.3	±0.15	1.3	mV
	Input bias current	T <sub>A</sub> ≅ 25°C		0.2	0.6	
		$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		0.4	1.2	μA
	Common-mode rejection ratio	V <sub>CM</sub> = 2.1 V to 3.2 V	100	120		dB
	Power supply rejection ratio	$\Delta V_{\rm S} = \pm 0.6 \text{ V}$	100	115		dB


(1) Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

(2) Change in input offset voltage from no-load condition.




### 7.9 Typical Characteristics: V<sub>S</sub> = 10 V

at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong$  25°C (unless otherwise noted)






at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong 25^{\circ}$ C (unless otherwise noted)






at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong$  25°C (unless otherwise noted)






at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong 25^{\circ}$ C (unless otherwise noted)






at  $V_{S+} = 5 \text{ V}$ ,  $V_{S-} = -5 \text{ V}$ , RF = 0  $\Omega$  for Gain = 1 V/V, otherwise RF = 1 k $\Omega$  for other gains, CL = 1 pF, RL = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA  $\cong$  25°C (unless otherwise noted)






### 7.10 Typical Characteristics: V<sub>S</sub> = 3 V

at  $V_{S^+}$  = 3 V,  $V_{S^-}$  = 0 V,  $R_F$  = 0  $\Omega$  for Gain = 1 V/V, otherwise  $R_F$  = 1 k $\Omega$  for other gains,  $C_L$  = 1 pF,  $R_L$  = 2 k $\Omega$  connected to 1 V, G = 1 V/V, input and output  $V_{CM}$  = 1 V, and  $T_A \cong 25^{\circ}C$  (unless otherwise noted)






at  $V_{S+} = 3 \text{ V}$ ,  $V_{S-} = 0 \text{ V}$ ,  $R_F = 0 \Omega$  for Gain = 1 V/V, otherwise  $R_F = 1 \text{ k}\Omega$  for other gains,  $C_L = 1 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$  connected to 1 V, G = 1 V/V, input and output  $V_{CM} = 1 \text{ V}$ , and  $T_A \cong 25^{\circ}$ C (unless otherwise noted)






### 7.11 Typical Characteristics: $V_S = 3 V$ to 10 V

at V<sub>OUT</sub> = 2 V<sub>PP</sub>, R<sub>F</sub> = 0  $\Omega$  for Gain = 1 V/V, otherwise R<sub>F</sub> = 1 k $\Omega$  for other gains, C<sub>L</sub> = 1 pF, R<sub>L</sub> = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and T<sub>A</sub>  $\cong$  25°C (unless otherwise noted)





at V<sub>OUT</sub> = 2 V<sub>PP</sub>, R<sub>F</sub> = 0  $\Omega$  for Gain = 1 V/V, otherwise R<sub>F</sub> = 1 k $\Omega$  for other gains, C<sub>L</sub> = 1 pF, R<sub>L</sub> = 2 k $\Omega$  referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and T<sub>A</sub>  $\cong$  25°C (unless otherwise noted)





### 8 Detailed Description

### 8.1 Overview

The OPAx863 devices are low-power, 50 MHz, rail-to-rail input and output (RRIO) bipolar voltage-feedback operational amplifiers with a voltage noise density of 5.9 nV/ $\sqrt{\text{Hz}}$  and 1/f noise corner at 25 Hz. The OPAx863 devices work in a wide-supply voltage range from 2.7 V to 12.6 V and consumes only 700 µA quiescent current. The OPAx863 devices operate with 2.7 V supply, are RRIO capable, consume low-power, and offer a power-down mode, which makes them ideal amplifiers for 3.3-V or lower voltage applications that need superior AC performance. The amplifier's main and auxiliary input stages are matched for gain bandwidth product (GBW), noise and offset voltage suitable for applications which require wide dynamic input range and good SNR.

The device includes an overload power limit feature which limits the increase in quiescent current with overdriven and saturated outputs to either of the supply rails. For more details of this overload power limit feature, see Section 8.3.2.1. The amplifier's output is protected against short-circuit fault conditions.

The OPAx863 devices feature a power-down mode (PD) with a PD quiescent current of 1.5  $\mu$ A (maximum) with a 3 V supply, with turn-on and turn-off time within less than 6.5  $\mu$ s.

### PD VS+ OPAx863 Auxiliary NPN-VIN+ Stage EN ${\sf C}_{\sf C}$ Output Short-Circuit Protection Main PNP-VOUT Stage FN Overload Power Limiting VIN-V<sub>S+</sub> -1.6 V VS-

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Input Stage

The OPAx863 devices include a rail-to-rail input stage. The main stage differential pair using PNP bipolar transistors operates for common-mode input voltages from  $V_{S-}$ – 0.2 V till  $V_{S+}$  – 1.6 V. The amplifier inputs transition into the auxiliary stage using NPN transistors for common-mode input voltages from  $V_{S+}$  – 1.6 V till  $V_{S+}$  + 0.2 V. The PNP and NPN input stages offer a gain-bandwidth product of 50 MHz and a voltage noise density of 5.9 nV/ $\sqrt{Hz}$ . The offset voltage for the two input stages is matched to lie within the device specifications. The auxiliary NPN input stage does not use the slew boost circuit during large-signal transient response. The input bias current for the PNP and NPN input stages is opposite in polarity, which adds an additional offset based on the values of the gain-setting and feedback resistors. A common-mode input voltage transition between these input stages will cause a crossover distortion which needs to be considered in high-frequency applications requiring superior linearity. Limit the common-mode input voltage to  $V_{S+}$  – 1.6 V (maximum) for main-stage operation across process and ambient temperature.

Since the OPAx863 devices are bipolar amplifiers, the two inputs are protected with anti-parallel back-to-back diodes between them, which limits the maximum input differential voltage to 1 V. The amplifier is slew limited, and the two inputs are pulled apart up to 1 V when the anti-parallel diodes begin to conduct in very fast input or output transient conditions. Care must be taken to use gain-setting and feedback resistors large enough to limit the current through these diodes in such conditions.

#### 8.3.2 Output Stage

The OPAx863 devices feature a rail-to-rail output stage with possible signal swing from  $V_{S-}$ + 0.2 V to  $V_{S+}$ - 0.2 V. Violating the output headroom to either of the supplies will cause output signal clipping and introduce distortion.

The OPAx863 devices integrate an output short-circuit protection circuit, which makes the device rugged for use in real-world applications.

#### 8.3.2.1 Overload Power Limit

The OPAx863 devices include overload power limiting which limits the increase in device quiescent current with output saturated to either of the supplies. Typically, when an amplifier's output saturates, its two inputs are pulled apart which may enable the slew boost circuit. The input differential voltage is an error voltage in negative feedback, which the amplifier core nullifies by engaging the slew boost circuit and driving the output stage deeper into saturation. Once the input to an amplifier attains a value large enough to saturate its output, any further increase in this input excitation results in a finite input differential voltage. As the output stage transistor is pushed deeper into saturation, its  $h_{FE}$  (base-to-collector current gain) drops with increase in its base and collector current, increasing the device quiescent current. This may cause a catastrophic failure in multi-channel, high-gain, high-density front-end designs and reduce operating lifetime in portable battery powered systems.

The OPAx863 devices overload power limiting includes an intelligent output saturation detection circuit which limits the device's quiescent current to 2.2-mA per channel under DC overload conditions. This increase in quiescent current is smaller with AC input or output and output saturation duration for only a fraction of the overall signal time period. Table 8-1 compares the increase in quiescent current with 50 mV input overdrive for OPAx863 devices and other voltage feedback amplifiers without overload power limit.

Device	Input Differential Voltage	Quiescent Current during overload	Increase in I <sub>Q</sub> from steady-state condition
OPAx863 with overload power limit	50 mV	1.1 mA	1.57x
Competitor amplifier without overload power limit	50 mV	1.96 mA	3.43x

#### Table 8-1. Quiescent Current with Saturated Outputs



#### 8.3.3 ESD Protection

As Figure 8-1 shows, all device pins are protected with internal ESD protection diodes to the power supplies. These diodes provide moderate protection to input overdrive voltages above the supplies. The protection diodes can typically support 10-mA continuous input and output currents. Use series current limiting resistors if input voltages exceeding the supply voltages occur at the amplifier inputs, which ensures the current through the ESD diodes remains within their rated value. Since OPAx863 is a bipolar amplifier, the two inputs are protected with anti-parallel back-to-back diodes between them which limits the maximum input differential voltage to approximately 1 V. Care must be taken to use gain-setting and feedback resistors large enough to limit the current through these diodes in fast slewing conditions.




Figure 8-1. Internal ESD Protection

#### 8.4 Device Functional Modes

#### 8.4.1 Power-Down Mode

The OPAx863 includes a power-down mode for low-power standby operation with a quiescent current of only 1.5  $\mu$ A (maximum) with a 3-V supply and high output impedance. Many low-power systems are active for only a small time interval when the parameters of interest are measured and remain in low-power standby mode for a majority of the time and an overall small average power consumption. The OPAx863 enables such a low-power operation with quick turn-on within less than 6.5  $\mu$ s. Refer to the *Electrical Characteristics* tables for power-down pin control thresholds.

The  $\overline{PD}$  pin always needs to be driven to avoid false triggering and oscillations. If it is not necessary to use the power-down mode, then the  $\overline{PD}$  pin should be connected to V<sub>S+</sub>. For applications which need the power-down mode, an external pull-up resistor from the  $\overline{PD}$  pin to V<sub>S+</sub> (driven with an open-collector power-down control logic) may be used.




Figure 8-2. Power Down Control

Figure 8-2 shows the choice of value of the pull-up resistor RPU, which impacts the current consumption in power-down mode. Using a large RPU reduces the power consumption, but increases the noise at the PD pin which could cause the amplifier to power-down. A 1 nF capacitor may be used in parallel with RPU to avoid coupling of external noise and false triggering. For the case of  $\overline{PD}$  pin driven to V<sub>S-</sub>, the current I<sub>PU</sub> through R<sub>PU</sub> is given as,

$$I_{PU} = \frac{V_{S+} - V_{S-}}{R_{PU}}$$

(1)



### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.2 Low-Side Current Sensing

Power converters use current-mode feedback control for superior transient response and multi-phase load sharing. Inverter stages control the phase currents for torque control in motor drives. Due to its simplicity and low-cost, many of these topologies use difference amplifier based low-side current sensing. Figure 9-1 shows the use of OPAx863 in a difference amplifier circuit for low-side current sensing.




Figure 9-1. Low-Side Current Sensing in Power Converters

#### 9.2.1 Design Requirements

PARAMETER	DESIGN REQUIREMENT				
Shunt resistor	10 mΩ				
Input current	15 A <sub>PP</sub>				
Output voltage	3 V <sub>PP</sub>				
Switching frequency	50 kHz				
Data acquisition	1 MSPS with 0.1% accuracy				
Input voltage due to ground bounce	10 Vpk				

In a difference amplifier circuit, the output voltage is given by,

$$V_O = \frac{R_F}{R_G} I_{SH} R_{SH} + V_{REF} \tag{2}$$

For lowest system noise, small values of  $R_F$  and  $R_G$  are preferred. The smallest value of  $R_G$  is limited by the input transient voltage (10 V here) seen by the circuit, and is given by,

#### Copyright © 2022 Texas Instruments Incorporated

**OPA863, OPA2863, OPA4863** SBOS982H – JUNE 2020 – REVISED AUGUST 2022



(3)

$$R_G = \frac{V_{IN(max.)} - V_D - V_S}{I_{D(max.)}}$$

Where,

- V<sub>IN(maximum)</sub> is the maximum input transient voltage seen by the circuit
- V<sub>D</sub> is the forward voltage drop of ESD diodes at the amplifier input
- · ID(maximum) is the maximum current rating of the ESD diodes at the amplifier input

For a difference amplifier gain of 20 V/V,  $R_F$  and  $R_G$  of 12 k $\Omega$  and 600  $\Omega$  are used, respectively. With a clock frequency of 40 MHz and ADS7056 sampling at 1 MSPS, the available acquisition time for amplifier output settling is 550 ns. Figure 9-2 shows the simulation results for the circuit in Figure 9-1. The worst-case peak-to-peak input transient condition is simulated. The output of the OPAx863 device settles to within 0.1% accuracy within 543 ns. If using a slower clock frequency with the ADC is desired, then the acquisition time reduces with the same sampling rate, which degrades measurement accuracy. Alternatively, the sampling rate may be reduced to recover the required acquisition time and 0.1% accuracy.




Figure 9-2. 0.1% Settling Performance






Figure 9-3. High-Gain Narrow Bandpass Filter and Peak Detector Circuit

Ultrasonic signaling is used for proximity and obstacle detection, level sensing, sonars, and so forth. Such signal chains detect the amplitude of received ultrasonic signal at a particular center frequency. Figure 9-3 shows a high-gain narrow bandpass filter and peak detector circuit using any of the OPAx863 devices. The signal at the frequency of interest is filtered out, gained, and peak detected to report the amplitude at the output of this circuit. The phase information is lost in this circuit. The OPAx863 devices are used with its 50-MHz GBW to add a single-stage gain and filtering, and the peak detection capability is easily made with the RRIO capability of these amplifiers.



#### 9.4 Low-Power SAR ADC Driver and Reference Buffer

Figure 9-4 shows the use of the OPAx863 devices as a SAR ADC input driver and reference buffer driving the ADS7945. Sensors, which are used for interface with the physical environment, exhibit high output impedance and cannot drive SAR ADC inputs directly. A wide-GBW amplifier like the OPAx863 devices are needed to charge the switching capacitors at the SAR ADC input and to settle fast to the required accuracy within the given acquisition time. The ADC core draws transient current from the reference input during the conversion (digitization) phase, which needs to be driven with a wide-GBW amplifier to offer fast settling and maintain a stable reference voltage for superior digitization performance. The OPAx863 devices reference buffer is used in a composite loop with the OPA378 precision amplifier due to limitations in precision performance of wide-GBW amplifiers. The precision amplifier maintains low-offset output, whereas the OPAx863 devices provide the output drive and fast-settling performance.





Figure 9-4. OPAx863 as Low-Power SAR ADC Driver

#### 9.5 Variable Reference Generator Using MDAC

High-speed amplifiers may be used as a voltage buffer at MDAC output to generate a fast settling variable reference voltage. Figure 9-5 shows a representative circuit using DAC8801 and OPAx863.







#### 9.6 Clamp-On Ultrasonic Flow Meter

Figure 9-6 shows how ultrasonic flow meters measure the rate of flow of a liquid using transit-time difference  $(t_{12}-t_{21})$ , which depends on the flow rate. Figure 9-6 shows a representative schematic for a non-intrusive ultrasonic flow meter using the OPAx863 devices and 12-V transducer excitation. The OPAx863 devices are used for the forward path as a unity-gain buffer for 12-V pulsed transducer excitation at Node 1. At the same time, the receiver circuit at Node 2 (which also uses the OPAx863 devices) first provides an AC-gain followed by a DC-level shift to lead to the PGA, ADC, and processor within the MSP430 microcontroller.

Node 2 and Node 1 use similar transmit and receive circuits (discussed previously) for the reverse path. The OPAx863 devices wide GBW of 50 MHz introduces minimal phase-delay and low-noise for superior flow rate measurement. The amplifier stays in power-down mode for a majority of the time in battery powered systems, resulting in very small average system-level power consumption and prolonged battery lifetime with its 1.5 µA (maximum) power-down mode quiescent current with a 3-V supply. Since the transmit and receive signal chains are connected to the same point at the respective node transducers, the OPAx863's 12.6-V supply voltage capability enables 12-V transducer excitation without any damage to the front-end or need for external switches which makes a compact solution. This makes the OPAx863 devices suitable for flow measurements in large diameter pipes and non-intrusive flow meters. The TIDM-02003 reference design discusses an ultrasonic gas flow sensing subsystem which uses high-speed amplifiers for front-end amplification.




Figure 9-6. Non-Intrusive Ultrasonic Flow Meter



### **10 Power Supply Recommendations**

The OPAx863 devices are intended to operate on supplies ranging from 2.7 V to 12.6 V. The OPAx863 devices may operate on single-sided supplies, split and balanced bipolar supplies, or unbalanced bipolar supplies. Operating from a single supply can have numerous advantages. The DC errors, due to the –PSRR term, can be minimized with the negative supply at ground. Typically, AC performance improves slightly at 10-V operation with minimal increase in supply current. Minimize the distance (< 0.1 in) from the power supply pins to high-frequency, 0.01-µF decoupling capacitors. A larger capacitor (2.2 µF typical) is used along with a high-frequency, 0.01-µF supply-decoupling capacitor at the device supply pins. Only the positive supply has these capacitors for single-supply operation. Use these capacitors from each supply to ground when a split-supply is used. If necessary, place the larger capacitors further from the device and share these capacitors among several devices in the same area of the printed circuit board (PCB). An optional supply decoupling capacitor across the two power supplies (for split-supply operation) reduces second harmonic distortion.

### 11 Layout

#### **11.1 Layout Guidelines**

Achieving optimum performance with a high-frequency amplifier (like the OPAx863 devices) require careful attention to board layout parasitics and external component types. The *OPA2863 DGK Evaluation Module* **user's guide** can be used as a reference when designing the circuit board. Recommendations that optimize performance includes the following:

- 1. **Minimize parasitic capacitance** to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability on the noninverting input and can react with the source impedance to cause unintentional band-limiting. Open a window around the signal I/O pins in all of the ground and power planes around those pins to reduce unwanted capacitance. Otherwise, ground and power planes must be unbroken elsewhere on the board.
- 2. Minimize the distance (< 0.1 in) from the power-supply pins to high-frequency 0.01-μF decoupling capacitors. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections must always be decoupled with these capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequency, must also be used on the supply pins. These can be placed somewhat farther from the device and shared among several devices in the same area of the PC board.</p>
- 3. Careful selection and placement of external components preserve the high frequency performance of the OPAx863 devices. Resistors must be a low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Other network components, such as noninverting input termination resistors, must also be placed close to the package. Keep resistor values as low as possible and consistent with load driving considerations. Lowering the resistor values keep the resistor noise terms low and minimize the effect of its parasitic capacitance; lower resistor values, however, increase the dynamic power consumption because R<sub>F</sub> and R<sub>G</sub> become part of the amplifiers output load network.

#### 30 Submit Document Feedback

#### 11.1.1 Thermal Considerations

The OPAx863 does not require heat sinking or airflow in most applications. The maximum allowed junction temperature sets the maximum allowed internal power dissipation. Do not allow the maximum junction temperature to exceed 150°C.

Operating junction temperature (T<sub>J</sub>) is given by,

$$T_J = T_A + P_D \times R_{\Theta JA}$$

where,

- T<sub>A</sub> is the ambient temperature
- P<sub>D</sub> is the total power dissipation internal to the amplifier
- R<sub>OJA</sub> is the junction-to-ambient thermal resistance

The total power dissipation  $P_D = P_{DQ} + P_{DL}$ 

where,  $P_{DQ} = (V_{S+} - V_{S-}) \times I_Q$ , is the power dissipation due to amplifier's quiescent current

and  $P_{DL}(max) = V_S^2 / (4 \times R_L)$ , is the internal power dissipation due to output load current

Representative schematic of a single channel


As a worst-case example, compute the maximum T<sub>J</sub> using an OPA2863-DGK (VSSOP package) configured as a unity gain buffer, operating on  $\pm$ 6-V supplies at an ambient temperature of 25°C and driving a grounded 500- $\Omega$  load.

P<sub>D</sub> = 12 V × 2 mA + 6<sup>2</sup> /(4 × 500 Ω) = 42 mW

Maximum  $T_J = 25^{\circ}C + (0.042 \text{ W} \times 180.3^{\circ}C/W) = 33^{\circ}C$ , which is well below the maximum allowed junction temperature of 150°C.

Rs

#### 11.2 Layout Example





(4)

(5)

Copyright © 2022 Texas Instruments Incorporated



### 12 Device and Documentation Support

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, OPA2863ADGK Evaluation Module user's guide
- Texas Instruments, Single-Supply Op Amp Design Techniques application report

#### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
OPA2863DR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2863D	Samples
OPA2863IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FJ4	Samples
OPA863SIDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	O863	Samples
POPA2863DR	ACTIVE	SOIC	D	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples
XOPA2863RUNR	ACTIVE	QFN	RUN	10	3000	TBD	Call TI	Call TI	-40 to 125		Samples
XOPA4863IPWR	ACTIVE	TSSOP	PW	14	2000	TBD	Call TI	Call TI	-40 to 125		Samples
XOPA863IDBVR	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

# PACKAGE OPTION ADDENDUM

19-Aug-2022

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2863DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2863IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA863SIDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3



www.ti.com

# PACKAGE MATERIALS INFORMATION

19-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2863DR	SOIC	D	8	3000	356.0	356.0	35.0
OPA2863IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA863SIDBVR	SOT-23	DBV	6	3000	190.0	190.0	30.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



### **RUN 10**


2 X 2, 0.5 mm pitch

### **GENERIC PACKAGE VIEW**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






### **RUN0010B**



### **PACKAGE OUTLINE**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




### **RUN0010B**

### **EXAMPLE BOARD LAYOUT**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




### **RUN0010B**

## **EXAMPLE STENCIL DESIGN**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## D0008A



### **PACKAGE OUTLINE**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



### D0008A

# **EXAMPLE BOARD LAYOUT**

#### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### D0008A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### **DBV0006A**



### **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



### **DBV0006A**

## **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### **DBV0006A**

### **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



### DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated