www.ti.com

# LME49725 PowerWise® Dual High Performance, High Fidelity Audio Operational Amplifier

Check for Samples: LME49725

#### **FEATURES**

- Optimized for Superior Audio Signal Fidelity
- Output Short Circuit Protection
- PSRR and CMRR Exceed 120dB (Typ)

#### **APPLICATIONS**

- Audio Amplification
- Preamplifiers
- Multimedia
- Phono Preamplifiers
- Professional Audio
- Equalization and Crossover Networks
- Line Drivers
- Line Receivers
- Active Filters

#### **KEY SPECIFICATIONS**

- Power Supply Voltage Range: ±4.5V to ±18 V
- THD+N (A<sub>V</sub> = 1,  $V_{OUT} = 3V_{RMS}$ ,  $f_{IN} = 1kHz$ )
  - R<sub>L</sub> = 2kΩ: 0.00004% (Typ)
  - R<sub>L</sub> = 600Ω: 0.00004% (Typ)
- Quiescent Current per Amplifier: 3.0 mA (Typ)
- Input Noise Density: 3.3 nV/√Hz (Typ)
- Slew Rate: ±15 V/µs (Typ)
- Gain Bandwidth Product: 40 MHz (Typ)
- Open Loop Gain ( $R_L = 600\Omega$ ): 135 dB (Typ)
- Input Bias Current: 15 nA (Typ)
- Input Offset Voltage: 0.5 mV (Typ)
- DC Gain Linearity Error: 0.000009 % (Typ)

#### DESCRIPTION

The LME49725 is part of the ultra-low distortion, low noise, high slew rate operational amplifier series optimized and fully specified for high performance, high fidelity applications. Combining advanced leading-edge process technology with state-of-the-art circuit design, the LME49725 audio operational amplifiers deliver superior audio signal amplification for outstanding audio performance. The LME49725 combines extremely low voltage noise density  $(3.3 \text{nV}/\sqrt{\text{Hz}})$  with vanishingly low THD+N (0.00004%)to easily satisfy the most demanding audio applications. To ensure that the most challenging loads are driven without compromise, the LME49725 has a high slew rate of ±15V/µs and an output current capability of ±22mA. Further, dynamic range is maximized by an output stage that drives 2kΩ loads to within 1V of either power supply voltage and to within 1.4V when driving  $600\Omega$  loads.

Part of the PowerWise® family of energy efficient solutions, the LME49725 consumes only 3.0mA of supply current per amplifier while providing superior performance to high performance, high fidelity applications.

The LME49725's outstanding CMRR (120dB), PSRR (120dB), and  $V_{OS}$  (0.5mV) give the amplifier excellent operational amplifier DC performance.

The LME49725 has a wide supply range of ±4.5V to ±18V. Over this supply range the LME49725's input circuitry maintains excellent common-mode and power supply rejection, as well as maintaining its low input bias current. The LME49725 is unity gain stable. This audio operational amplifier achieves outstanding AC performance while driving complex loads with values as high as 100pF.

The LME49725 is available in 8-lead narrow body SOIC.

₩.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **Connection Diagram**




Figure 1. SOIC Package See Package Number D0008A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **Absolute Maximum Ratings**(1)(2)

| Power Supply Voltage $(V_S = V^+ - V^-)$          |                        |  |  |  |
|---|------------------------|--|--|--|
| Storage Temperature                               |                        |  |  |  |
|   | (V-)-0.7V to (V+)+0.7V |  |  |  |
|   | ±0.7V                  |  |  |  |
|   | Continuous             |  |  |  |
| Power Dissipation                                 |                        |  |  |  |
| ESD Rating <sup>(4)</sup>                         |                        |  |  |  |
| Pins 1, 4, 7 and 8                                | 200V                   |  |  |  |
| Pins 2, 3, 5 and 6                                | 100V                   |  |  |  |
|   | 150°C                  |  |  |  |
| θ <sub>JA</sub> (SOIC)                            | 145°C/W                |  |  |  |
| Temperature Range $(T_{MIN} \le T_A \le T_{MAX})$ |                        |  |  |  |
| Supply Voltage Range                              |                        |  |  |  |
|   | Pins 2, 3, 5 and 6     |  |  |  |

- (1) "Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> T<sub>A</sub>) / θ<sub>JA</sub> or the number given in Absolute Maximum Ratings, whichever is lower.
- (4) Human body model, applicable std. JESD22-A114C.
- (5) Machine model, applicable std. JESD22-A115-A.



# Electrical Characteristics for the LME49725<sup>(1)</sup>

The specifications apply for  $V_S = \pm 15V$ ,  $R_L = 2k\Omega$ ,  $f_{IN} = 1kHz$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified.

| Parameter               |   | Took Complisions   | LME                | Units                |                                    |  |
|-------------------------|---|--|--------------------|----------------------|------------------------------------|--|
|                         | Parameter   | Test Conditions  | Typ <sup>(2)</sup> | Limit <sup>(3)</sup> | (Limits)                           |  |
| THD+N                   | Total Harmonic Distortion + Noise                             | $\begin{aligned} A_V &= 1,  V_{OUT} = 3 V_{rms} \\ R_L &= 2 k \Omega \\ R_L &= 600 \Omega \end{aligned}$ | 0.00004<br>0.00004 | 0.0002               | %<br>%                             |  |
| IMD                     | Intermodulation Distortion                                    | $A_V = 1$ , $V_{OUT} = 3V_{RMS}$<br>Two-tone, 60Hz & 7kHz 4:1  | 0.00005            |                      | %                                  |  |
| GBWP                    | Gain Bandwidth Product  |  | 40                 | 30                   | MHz (min)                          |  |
| SR                      | Slew Rate   |  | ±15                | ±10                  | V/µs (min)                         |  |
| FPBW                    | Full Power Bandwidth  | V <sub>OUT</sub> = 1V <sub>P-P</sub> , –3dB<br>referenced to output magnitude<br>at f = 1kHz             | 7                  |                      | MHz                                |  |
| t <sub>s</sub>          | Settling time   | $A_V = -1$ , 10V step, $C_L = 100$ pF 0.1% error range   | 1.6                |                      | μs                                 |  |
| •                       | Equivalent Input Noise Voltage                                | f <sub>BW</sub> = 20Hz to 20kHz  | 0.4                | 0.8                  | μV <sub>RMS</sub><br>(max)         |  |
| e <sub>n</sub>          | Equivalent Input Noise Density                                | f = 1kHz<br>f = 10Hz   | 3.3<br>20          | 5.2                  | nV <b>/</b> √Hz<br>(max)           |  |
| i <sub>n</sub>          | Current Noise Density   | f = 1kHz<br>f = 10Hz   | 1.4<br>3.5         |                      | pA <b>/</b> √Hz<br>pA <b>/</b> √Hz |  |
| Vos                     | Offset Voltage  |  | ±0.5               | ±1.0                 | mV (max)                           |  |
| ΔV <sub>OS</sub> /ΔTemp | Average Input Offset Voltage Drift vs<br>Temperature          | -40°C ≤ T <sub>A</sub> ≤ 85°C  | 0.2                |                      | μV/°C                              |  |
| PSRR                    | Average Input Offset Voltage Shift vs<br>Power Supply Voltage | $\Delta V_{S} = 20V^{(4)}$   | 120                | 120 100              | dB (min)                           |  |
| ISO <sub>CH-CH</sub>    | Channel-to-Channel Isolation                                  | $\begin{aligned} f_{IN} &= 1 \text{kHz} \\ f_{IN} &= 20 \text{kHz} \end{aligned}$                        | 118<br>112         |                      | dB<br>dB                           |  |
| $I_{B}$                 | Input Bias Current  | $V_{CM} = 0V$  | ±15                | ±90                  | nA (max)                           |  |
| ΔI <sub>OS</sub> /ΔTemp | Input Bias Current Drift vs<br>Temperature                    | -40°C ≤ T <sub>A</sub> ≤ 85°C  | 0.1                |                      | nA/°C                              |  |
| Ios                     | Input Offset Current  | $V_{CM} = 0V$  | 11                 | 65                   | nA (max)                           |  |
| V <sub>IN-CM</sub>      | Common-Mode Input Voltage Range                               |  | ±13.9              | (V+)-2.0<br>(V-)+2.0 | V (min)<br>V (min)                 |  |
| CMRR                    | Common-Mode Rejection   | -10V <vcm<10v< td=""><td>120</td><td>100</td><td>dB (min)</td></vcm<10v<>                                | 120                | 100                  | dB (min)                           |  |
| 7                       | Differential Input Impedance                                  |  | 30                 |                      | kΩ                                 |  |
| $Z_{IN}$                | Common Mode Input Impedance                                   | -10V <vcm<10v< td=""><td>1000</td><td></td><td>ΜΩ</td></vcm<10v<>  | 1000               |                      | ΜΩ                                 |  |
|                         |   | $-10V$ <vout<10v, r<sub="">L = <math>600\Omega</math></vout<10v,>  | 135                | 110                  | dB (min)                           |  |
| A <sub>VOL</sub>        | Open Loop Voltage Gain  | $-10V$ <vout<10v, r<sub="">L = <math>2k\Omega</math></vout<10v,>   | 135                |                      | dB                                 |  |
|                         |   | $-10V$ <vout<10v, r<sub="">L = <math>10</math>k<math>\Omega</math></vout<10v,>                           | 135                |                      | dB                                 |  |
|                         |   | $R_L = 600\Omega$  | ±13.6              | ±11.5                | V (min)                            |  |
| $V_{OUTMAX}$            | Maximum Output Voltage Swing                                  | $R_L = 2k\Omega$   | ±13.9              |                      | V                                  |  |
|                         |   | $R_L = 10k\Omega$  | ±14.0              |                      | V                                  |  |
| I <sub>OUT</sub>        | Output Current  | $R_L = 600\Omega, V_S = \pm 17V$   | ±22                |                      | mA (min)                           |  |
| I <sub>OUT-CC</sub>     | Instantaneous Short Circuit Current                           |  | +45<br>-35         |                      | mA<br>mA                           |  |

<sup>(1)</sup> The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not ensured.

Product Folder Links: LME49725

<sup>(2)</sup> Typical values represent most likely parametric norms at T<sub>A</sub> = +25°C, and at the *Recommended Operation Conditions* at the time of product characterization and are not ensured.

<sup>(3)</sup> Datasheet min/max specification limits are ensured by test or statistical analysis.

<sup>(4)</sup> PSRR is measured as follows:  $V_{OS}$  is measured at two supply voltages,  $\pm 5V$  and  $\pm 15V$ , PSRR =  $|20\log(\Delta V_{OS}/\Delta V_S)|$ .



# Electrical Characteristics for the LME49725<sup>(1)</sup> (continued)

The specifications apply for  $V_S = \pm 15 V$ ,  $R_L = 2 k \Omega$ ,  $f_{IN} = 1 k Hz$ ,  $T_A = 25 ^{\circ} C$ , unless otherwise specified.

|                   | Donomorton.                     | Took Conditions                                     | LME                | LME49725             |          |
|-------------------|---------------------------------|---|--------------------|----------------------|----------|
|                   | Parameter                       | Test Conditions                                     | Typ <sup>(2)</sup> | Limit <sup>(3)</sup> | (Limits) |
| R <sub>OUT</sub>  | Output Impedance                | f <sub>IN</sub> = 10kHz<br>Closed-Loop<br>Open-Loop | 0.01<br>18         |                      | ΩΩ       |
| C <sub>LOAD</sub> | Capacitive Load Drive Overshoot | 100pF   | 16                 |                      | %        |
| I <sub>S</sub>    | Quiescent Current per Amplifier | I <sub>OUT</sub> = 0mA                              | 3.0                | 4.5                  | mA (max) |
| $f_{\mathbb{C}}$  | 1/f Corner Frequency            |   | 120                |                      | Hz       |

Submit Documentation Feedback

Product Folder Links: LME49725



## **Typical Performance Characteristics**




Figure 2.





Figure 4.






Figure 3.




Figure 5.




Figure 7.






Figure 8.




Figure 9.




Figure 10.





Figure 11.






Figure 13.



0.1

0.01

0.0001

0.00001

10m

THD+N (%) 0.001

#### Typical Performance Characteristics (continued)






Figure 14.



10 20

OUTPUT VOLTAGE (V) Figure 16.

100m






Figure 15.




Figure 17.








Figure 19.







































Figure 29.

Submit Documentation Feedback

Product Folder Links: LME49725






Figure 32.





Figure 33.



-120

-140

20

FREQUENCY (Hz) Figure 34.

20k

200k

200






Figure 35.








FREQUENCY (Hz)


Figure 37.





















Copyright © 2008–2013, Texas Instruments Incorporated



























































Figure 59.

Figure 61.






Figure 62.




Figure 63.




Figure 64.





Figure 65.







Figure 67.









Figure 69.





#### **APPLICATION INFORMATION**


#### **OPERATING RATINGS AND BASIC DESIGN GUIDELINES**

The LME49725 has a supply voltage range from +9V to +36V single supply or ±4.5V to ±18V dual supply.

Bypass capacitors for the supplies should be placed as close to the amplifier as possible. This will help minimize any inductance between the power supply and the supply pins. In addition to a  $10\mu F$  capacitor, a  $0.1\mu F$  capacitor is also recommended.

The amplifier's inputs lead lengths should also be as short as possible. If the op amp does not have a bypass capacitor, it may oscillate.

#### **Demonstration Board Schematic**



#### **Bill Of Materials For Demonstration Board (Inverting Configuration)**

| Description                               | Designator <sup>(1)</sup>    | Part Number        | Mfg             |
|---|------------------------------|--------------------|-----------------|
| Ceramic Capacitor 0.1µF, 10% 50V 0805 SMD | C1, C2                       | C0805C104K3RAC7533 | Kemet           |
| Tantalum Capacitor 10μF, 10% 20V, B-size  | C3, C4                       | T491B106K025AT     | Kemet           |
| Resistor 0Ω, 1/8W, 1% 0805 SMD            | JMPR1, JMPR4, R1, R4, R6, R9 | CRCW0805000020EA   | Vishay          |
| Resistor 10kΩ, 1/8W, 1% 0805 SMD          | R2, R3, R8, R7               | CRCW080510K0FKEA   | Vishay          |
| Header, 2-Pin                             | JP1, JP2, JP3, JP4           |                    |                 |
| Header, 3-Pin                             | JP5                          |                    |                 |
| SMA stand-up connectors                   | P1-P4 (Optional)             | 132134             | Amphenol COnnex |

(1) Do not stuff JMPR2, JMPR3, JMPR5, and JMPR6.



# **Demonstration Board Layout**




Figure 71. Silkscreen Layer




Figure 72. Top Layer




Figure 73. Bottom Layer



# **REVISION HISTORY**

| Rev | Date     | Description   |  |  |  |
|-----|----------|---|--|--|--|
| 1.0 | 04/03/08 | Initial release.                                    |  |  |  |
| Α   | 04/03/13 | Changed layout of National Data Sheet to TI format. |  |  |  |

Product Folder Links: LME49725



## PACKAGE OPTION ADDENDUM

15-Aug-2017

#### PACKAGING INFORMATION

| Orderable Device | Status  | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan    | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|---------|--------------|--------------------|------|----------------|-------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)     |              | Drawing            |      | Q.I.J          | (2)         | (6)              | (3)                |              | (4/5)          |         |
| LME49725MA/NOPB  | LIFEBUY | SOIC         | D                  | 8    | 95             | Green (RoHS | CU SN            | Level-1-260C-UNLIM | -40 to 85    | L49725         |         |
|                  |         |              |                    |      |                | & no Sb/Br) |                  |                    |              | MA             |         |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.