



# **Speed** 10-Bit, 75MHz Sampling ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- HIGH SNR: 58dB
- LOW POWER: 325mW
- +3V/+5V LOGIC I/O COMPATIBLE
- INTERNAL/EXTERNAL REFERENCE OPTION
- SINGLE-ENDED OR DIFFERENTIAL ANALOG INPUT
- PROGRAMMABLE INPUT RANGE: 1Vp-p or 2Vp-p
- LOW DNL: 0.4LSB
- SINGLE +5V SUPPLY OPERATION
- POWER DOWN: 20mW
- SSOP-28 PACKAGE

## APPLICATIONS


- HDTV VIDEO DIGITIZING
- MEDICAL IMAGING
- COMMUNICATIONS
- TEST EQUIPMENT

## DESCRIPTION

The ADS828 is a pipeline, CMOS analog-to-digital converter that operates from a single +5V power supply. This converter provides excellent performance with a singleended input and can be operated with a differential input for added spurious performance. This high performance converter includes a 10-bit quantizer, high bandwidth track/ hold, and a high accuracy internal reference. It also allows for the user to disable the internal reference and utilize external references. This external reference option provides excellent gain and offset matching when used in multi-channel applications or in applications where full scale range adjustment is required.

The ADS828 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for medical imaging, communications, video, and test instrumentation. The ADS828 offers power dissipation of 325mW and also provides a power-down mode, thus reducing power dissipation to only 20mW.

The ADS828 is specified at a maximum sampling frequency of 75MHz and a single-ended input range of 1.5V to 3.5V. The ADS828 is available in a SSOP-28 package and is pin compatible with the 10-bit, 40MHz ADS822 and ADS825, and the 10-bit, 60MHz ADS823 and ADS826.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### ABSOLUTE MAXIMUM RATINGS

+V <sub>S</sub> Analog Input Logic Input Case Temperature Junction Temperature Storage Temperature	
Analog Input	-0.3V to (+V <sub>S</sub> + 0.3V)
Logic Input	$-0.3V$ to $(+V_{\rm S} + 0.3V)$
Case Temperature	+100°C
Junction Temperature	+150°C
Storage Temperature	+150°C



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA	
ADS828E	SSOP-28	324	–40°C to +85°C	ADS828E	ADS828E	Rails	
"	"	"	"	"	ADS828E/1K	Tape and Reel	

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of ADS828E/1K" will get a single 1000-piece Tape and Reel.

## **ELECTRICAL CHARACTERISTICS**

At T<sub>A</sub> = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 75MHz, convert command clock = +3V, external reference unless otherwise noted.

			ADS828E		
PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
RESOLUTION			10 Guaranteed		Bits
SPECIFIED TEMPERATURE RANGE	Ambient Air		-40 to +85		°C
ANALOG INPUT					
Standard Single-Ended Input Range	2Vp-p	1.5		3.5	V
Optional Single-Ended Input Range	1Vр-р	2		3	V
Common-Mode Voltage			2.5		V
Optional Differential Input Range	2Vp-p	2		3	V
Analog Input Bias Current			1		μΑ
Input Impedance			1.25    5		MΩ    pF
Track-Mode Input Bandwidth	–3dBFS		300		MHz
CONVERSION CHARACTERISTICS					
Sample Rate		10k	-	75M	Samples/s
Data Latency			5		Clk Cyc
DYNAMIC CHARACTERISTICS					
Differential Linearity Error (largest code error)					1.05
f = 1MHz f = 10MHz			±0.4 +0.4	±1.0	LSB
					LSB
No Missing Codes Integral Nonlinearity Error, f = 1MHz			Guaranteed +1.0	±3.0	LSBs
Spurious Free Dynamic Range <sup>(1)</sup>	Referred to Full Scale		1.0	13.0	LODS
f = 1MHz	Referred to 1 dil Ocale		70		dBFS <sup>(2)</sup>
f = 10MHz			68		dBFS
Two-Tone Intermodulation Distortion <sup>(3)</sup>					4210
f = 9.5MHz and $9.9MHz$ (-7dB each tone)			-62		dBc
Signal-to-Noise Ratio (SNR)	Referred to Full Scale		-		
f = 1MHz			58		dB
f = 10MHz		55	57		dB
Signal-to-(Noise + Distortion) (SINAD)	Referred to Full Scale				
f = 1MHz			57		dB
f = 10MHz		50	57		dB
Effective Number of $Bits^{(4)}$ , f = 1MHz			9.3		Bits
Output Noise	Input Grounded		0.2		LSBs rms
Aperture Delay Time			3		ns
Aperture Jitter Overvoltage Recovery Time			1.2		ps rms
Full-Scale Step Acquisition Time			5		ns ns
			5		115





# ELECTRICAL CHARACTERISTICS (Cont.)


At T<sub>A</sub> = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 75MHz, convert command clock = +3V, external reference unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
DIGITAL INPUTS Logic Family Convert Command High Level Input Current <sup>(5)</sup> ( $V_{IN} = 5V$ ) Low Level Input Current ( $V_{IN} = 0V$ ) High Level Input Voltage Low Level Input Voltage	Start Conversion	'	3V/5V CMOS Cor Edge of Convert		μΑ μΑ V V
Input Capacitance <b>DIGITAL OUTPUTS</b> Logic Family Logic Coding Low Output Voltage (I <sub>OL</sub> = 50µA)	VDRV = 5V	5	5 CMOS Straight Offset Bin	+0.1	pF V
Low Output Voltage, ( $I_{OL} = 1.6mA$ ) High Output Voltage, ( $I_{OH} = 50\muA$ ) High Output Voltage, ( $I_{OH} = 0.5mA$ ) Low Output Voltage ( $I_{OL} = 50\muA$ ) High Output Voltage, ( $I_{OH} = 50\muA$ ) 3-State Enable Time 3-State Disable Time Output Capacitance	VDRV = 3V <del>OE</del> = L <del>OE</del> = H	+4.9 +4.8 +2.8	20 2 5	+0.2 +0.1 40 10	V V V V ns ns pF
ACCURACY (Internal Reference, 2Vp-p, Unless Othern Zero Error (Referred to –FS) Zero Error Drift (Referred to –FS) Midscale Offset Error Gain Error Drift <sup>(6)</sup> Gain Error Drift <sup>(6)</sup> Gain Error Drift <sup>(7)</sup> Power Supply Rejection of Gain REFT Tolerance REFB Tolerance External REFT Voltage Range External REFT Voltage Range Reference Input Resistance POWER SUPPLY REQUIREMENTS	vise Noted) $f_S = 2.5MHz$ at $25^{\circ}C$ at $25^{\circ}C$ at $25^{\circ}C$ at $25^{\circ}C$ at $25^{\circ}C$ $\Delta V_S = \pm 5\%$ Deviation from Ideal $3.5V$ Deviation From Ideal $1.5V$	REFB + 0.8 1.25	$\begin{array}{c} \pm 0.5 \\ 1.5 \\ \pm 0.29 \\ \pm 1.5 \\ 32.3 \\ \pm 0.75 \\ 4.6 \\ 68 \\ \pm 10 \\ \pm 10 \\ \pm 10 \\ 3.5 \\ 1.5 \\ 1.6 \end{array}$	$\pm 3.0$ $\pm 2.5$ $\pm 1.5$ $\pm 25$ $\pm 25$ V <sub>S</sub> - 1.25 REFT - 0.8	%FS ppm/°C %FS %FS ppm/°C %FS ppm/°C dB mV mV V V V V
POWER SUPPLY REQUIREMENTS Supply Voltage: +V <sub>S</sub> Supply Current: +I <sub>S</sub> Output Driver Supply Current (VDRV) Power Dissipation: VDRV = 5V VDRV = 3V VDRV = 5V VDRV = 3V Power Down Thermal Resistance, $\theta_{JA}$ SSOP-28	Operating Operating External Reference External Reference Internal Reference Internal Reference Operating	+4.75	+5.0 68 9 340 325 355 345 20 89	+5.25 385	V mA mW mW mW mW mW

NOTES: (1) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (2) dBFS means dB relative to Full Scale. (3) Two-tone intermodulation distortion is referred to the largest fundamental tone. This number will be 6dB higher if it is referred to the magnitude of the two-tone fundamental envelope. (4) Effective number of bits (ENOB) is defined by (SINAD – 1.76)/6.02. (5) A 50k $\Omega$  pull-down resistor is inserted internally. (6) Includes internal reference. (7) Excludes internal reference.




### **PIN CONFIGURATION**



#### **PIN DESCRIPTIONS**

PIN	DESIGNATOR	DESCRIPTION								
1	GND	Ground								
2	Bit 1	Data Bit 1 (D9) (MSB)								
3	Bit 2	Data Bit 2 (D8)								
4	Bit 3	Data Bit 3 (D7)								
5	Bit 4	Data Bit 4 (D6)								
6	Bit 5	Data Bit 5 (D5)								
7	Bit 6	Data Bit 6 (D4)								
8	Bit 7	Data Bit 7 (D3)								
9	Bit 8	Data Bit 8 (D2)								
10	Bit 9	Data Bit 9 (D1)								
11	Bit 10	Data Bit 10 (D0) (LSB)								
12	ŌĒ	Output Enable. HI = high impedance state.								
		LO = normal operation (internal pull-								
		down resistor)								
13	PD	Power Down. HI = power down; LO = normal								
14	CLK	Convert Clock Input								
15	+V <sub>S</sub>	+5V Supply								
16	GND	Ground								
17	RSEL	Input Range Select. HI = 2Vp-p; LO = 1Vp-p								
18	INT/EXT	Reference Select. HI = external; LO = internal								
19	REFB	Bottom Reference								
20	ByB	Bottom Ladder Bypass								
21	ByT	Top Ladder Bypass								
22	REFT	Top Reference								
23	CM	Common-Mode Voltage Output								
24	ĪN	Complementary Input (-)								
25	IN	Analog Input (+)								
26	GND	Ground								
27	+V <sub>S</sub>	+5V Supply								
28	VDRV	Output Logic Driver Supply Voltage								


#### TIMING DIAGRAM








# **TYPICAL CHARACTERISTICS**


At T<sub>A</sub> = full specified temperature range, V<sub>S</sub> = +5V, single-ended input range = 1.5V to 3.5V, and sampling rate = 75MHz, external reference, VDRV +3V, unless otherwise noted.
















Magnitude (dB)

37.5

 $f_{IN} = 20MHz$ 

SFDR = 61.6dBFS


SNR = 51dBFS


30


22.5


# **TYPICAL CHARACTERISTICS (Cont.)**


At T<sub>A</sub> = full specified temperature range, V<sub>S</sub> = +5V, single-ended input range = 1.5V to 3.5V, and sampling rate = 75MHz, external reference, VDRV +3V, unless otherwise noted.




















# **TYPICAL CHARACTERISTICS (Cont.)**

At T<sub>A</sub> = full specified temperature range, V<sub>S</sub> = +5V, single-ended input range = 1.5V to 3.5V, and sampling rate = 75MHz, external reference, VDRV +3V, unless otherwise noted.









## **APPLICATION INFORMATION**

### THEORY OF OPERATION

The ADS828 is a high-speed, CMOS A/D converter which employs a pipelined converter architecture consisting of 9 internal stages. Each stage feeds its data into the digital error correction logic ensuring excellent differential linearity and no missing codes at the 10-bit level. The output data becomes valid on the rising clock edge (see Timing Diagram). The pipeline architecture results in a data latency of 5 clock cycles.

The analog input of the ADS828 is a differential track and hold (see Figure 1). The differential topology along with tightly matched capacitors produce a high level of acperformance while sampling at very high rates.

The ADS828 allows its analog inputs to be driven either single-ended or differentially. The typical configuration for the ADS828 is for the single-ended mode in which the input track-and-hold performs a single-ended-to-differential conversion of the analog input signal.

Both inputs (IN,  $\overline{IN}$ ) require external biasing using a common-mode voltage that is typically at the mid-supply level (+V<sub>S</sub>/2).

The following application discussion focuses on the singleended configuration. Typically, its implementation is easier to achieve and the rated specifications for the ADS828 are characterized using the single-ended mode of operation.

#### DRIVING THE ANALOG INPUT

The ADS828 achieves excellent ac performance either in the single-ended or differential mode of operation. The selection for the optimum interface configuration will depend on the




FIGURE 1. Simplified Circuit of Input Track-and-Hold with Timing Diagram.

individual application requirements and system structure. For example, communications applications often process a band of frequencies that do not include DC, whereas in imaging applications, the previously restored DC level must be maintained correctly up to the A/D converter. Features on the ADS828 such as the input range select (RSEL pin) or the option for an external reference, provide the needed flexibility to accommodate a wide range of applications. In any case, the ADS828 should be configured such that the application objectives are met while observing the headroom requirements of the driving amplifier in order to yield the best overall performance.

#### INPUT CONFIGURATIONS

#### AC-Coupled, Single-Supply Interface

Figure 2 shows the typical circuit for an ac-coupled analog input configuration of the ADS828 while all components are powered from a single +5V supply.

With the RSEL pin connected high, the full-scale input range is set to 2Vp-p. In this configuration, the top and bottom references (REFT, REFB) provide an output voltage of +3.5V and +1.5V, respectively. Two resistors ( $2x 1.0k\Omega$ ) are used to create a common-mode voltage ( $V_{CM}$ ) of approximately +2.5V to bias the inputs of the driving amplifier A1. Using the OPA680 on a single +5V supply, its ideal common-mode point is at +2.5V, which coincides with the recommended common-mode input level for the ADS828. This obviates the need of a coupling capacitor between the amplifier and the converter. Even though the OPA680 has an ac gain of +2, the dc gain is only +1 due to the blocking capacitor at resistor  $R_G$ .

The addition of a small series resistor ( $R_S$ ) between the output of the op amp and the input of the ADS828 will be beneficial in almost all interface configurations. This will decouple the op amp's output from the capacitive load and avoid gain peaking, which can result in increased noise. For best spurious and distortion performance, the resistor value should be kept below 100 $\Omega$ . Furthermore, the series resistor, in combination with the 10pF capacitor, establishes a passive low-pass filter, limiting the bandwidth for the wideband noise thus, help improving the SNR performance.

#### AC-Coupled, Dual Supply Interface

The circuit provided in Figure 3 shows typical connections for the analog input in case the selected amplifier operates on dual supplies. This might be necessary to take full advantage of very low distortion operational amplifiers, like the OPA642. The advantage is that the driving amplifier can be operated with a ground referenced bipolar signal swing. This will keep the distortion performance at its lowest since the signal range stays within the linear region of the op amp and sufficient headroom to the supply rails can be maintained. By capacitively coupling the single-ended signal to the input of the ADS828, its common-mode requirements can easily be satisfied with two resistors connected between the top and bottom reference.






FIGURE 2. AC-Coupled Input Configuration for a 2Vp-p Full-Scale Range and a Common-Mode Voltage, V<sub>CM</sub>, at +2.5V Derived From The Internal Top (REFT) and Bottom Reference (REFB).




FIGURE 3. AC-Coupling the Dual Supply Amplifier OPA642 to the ADS828 for a 2Vp-p Full-Scale Input Range.

For applications requiring the driving amplifier to provide a signal amplification, with a gain  $\geq$  5, consider using decompensated voltage-feedback op amps, like the OPA643, or current-feedback op amps like the OPA681 and OPA658.

#### **DC-coupled with Level Shift**

Several applications may require that the bandwidth of the signal path include DC, in which case, the signal has to be DC-coupled to the A/D converter. In order to accomplish this, the interface circuit has to provide a DC level shift to the analog input signal. The circuit shown in Figure 4 employs a dual op amp, A1, to drive the input of the ADS828 and level shift the signal to be compatible with the selected input range. With the RSEL pin tied to the supply and the  $\overline{INT}/EXT$  pin to ground, the ADS828 is configured for a 2Vp-p input range and uses the internal references. The complementary input ( $\overline{IN}$ ) may be appropriately biased

using the +2.5V common-mode voltage available at the CM pin. One-half of amplifier A1 buffers the REFB pin and drives the voltage divider  $R_1$ ,  $R_2$ . Because of the op amp's noise gain of +2V/V, assuming  $R_F = R_{IN}$ , the common-mode voltage ( $V_{CM}$ ) has to be re-scaled to +1.25. This results in the correct DC level of +2.5V for the signal input (IN). Any DC voltage differences between the IN and  $\overline{IN}$  inputs of the ADS828 effectively produces an offset, which can be corrected for by adjusting the resistor values of the divider,  $R_1$  and  $R_2$ . The selection criteria for a suitable op amp should include the supply voltage, input bias current, output voltage swing, distortion, and noise specification. Note that in this example, the overall signal phase is inverted. To re-establish the original signal polarity, it is always possible to interchange the IN and  $\overline{IN}$  connections.








FIGURE 4. DC-Coupled Interface Circuit with Level Shifting Using Dual Current-Feedback Amplifier OPA2681.

# SINGLE-ENDED-TO-DIFFERENTIAL CONFIGURATION (Transformer Coupled)

If the application requires a signal conversion from a singleended source to feed the ADS828 differentially, a RF transformer might be a good solution. The selected transformer must have a center tap in order to apply the common-mode DC voltage necessary to bias the converter inputs. AC grounding the center tap will generate the differential signal swing across the secondary winding. Consider a stepup transformer to take advantage of a signal amplification without the introduction of another noise source. Furthermore, the reduced signal swing from the source may lead to an improved distortion performance.

The differential input configuration may provide a noticeable advantage of achieving good SFDR performance over a wide range of input frequencies. In this mode, both inputs of the ADS828 see matched impedances, and the differential signal swing can be reduced to half of the swing required for single-ended drive. Figure 5 shows the schematic for the suggested transformer-coupled interface circuit. The compo-




FIGURE 5. Transformer Coupled Input.

nent values of the R-C low-pass may be optimized depending on the desired roll-off frequency. The resistor across the secondary side ( $R_T$ ) should be calculated using the equation  $R_T = n^2 x R_G$  to match the source impedance ( $R_G$ ) for good power transfer and Voltage Standing Wave Ratio (VSWR).

#### **REFERENCE OPERATION**

Figure 6 depicts the simplified model of the internal reference circuit. The internal blocks are the bandgap voltage reference, the drivers for the top and bottom reference, and the resistive reference ladder. The bandgap reference circuit




FIGURE 6. Equivalent Reference Circuit with Recommended Reference Bypassing.



includes logic functions that allows setting the analog input swing of the ADS828 to either a 1Vp-p or 2Vp-p full-scale range by simply tying the RSEL pin to a Low or High potential, respectively. While operating the ADS828 in the external reference mode, the buffer amplifiers for the REFT and REFB are disconnected from the reference ladder.

As shown, the ADS828 has internal 50k $\Omega$  pull-up resistors at the range select pin (RSEL) and reference select pin ( $\overline{INT}$ /EXT). Leaving these pins open configures the ADS828 for a 2Vp-p input range and external reference operation. Setting the ADS828 up for internal reference mode requires to bringing the  $\overline{INT}$ /EXT pin low.

The reference buffers can be utilized to supply up to 1mA (sink and source) to external circuitry. The resistor ladder of the ADS828 is divided into several segments and has two additional nodes, ByT and ByB, which are brought out for external bypassing only (Figure 6). To ensure proper operation with any reference configurations, it is necessary to provide solid bypassing at all reference pins in order to keep the clock feedthrough to a minimum. All bypassing capacitors should be located as close to their respective pins as possible.




FIGURE 7. Alternative Circuit to Generate CM Voltage.

The common-mode voltage available at the CM-pin may be used as a bias voltage to provide the appropriate offset for the driving circuitry. However, care must be taken not to appreciably load this node, which is not buffered and has a high impedance. An alternative way of generating a common-mode voltage is given in Figure 7. Here, two external precision resistors (tolerance 1% or better) are located between the top and bottom reference pins. The commonmode voltage, CMV, will appear at the midpoint.

#### **EXTERNAL REFERENCE OPERATION**

For even more design flexibility, the internal reference can be disabled and an external reference voltage be used. The utilization of an external reference may be considered for applications requiring higher accuracy, improved temperature performance, or a wide adjustment range of the converter's full-scale range. Especially in multichannel applications, the use of a common external reference has the benefit of obtaining better matching of the full-scale range between converters.

The external references can vary as long as the value of the external top reference  $\text{REFT}_{\text{EXT}}$  stays within the range of  $(V_{\text{S}} - 1.25\text{V})$  and (REFB + 0.8V), and the external bottom reference  $\text{REFB}_{\text{EXT}}$  stays within 1.25V and (REFT - 0.8V). See Figure 8.

## DIGITAL INPUTS AND OUTPUTS

#### **Clock Input Requirements**

Clock jitter is critical to the SNR performance of high speed, high resolution A/D converters. Clock jitter leads to aperture jitter ( $t_A$ ), which adds noise to the signal being converted. The ADS828 samples the input signal on the rising edge of the CLK input. Therefore, this edge should have the lowest possible jitter. The jitter noise contribution to total SNR is




FIGURE 8. Configuration Example for External Reference Operation.



given by the following equation. If this value is near your system requirements, input clock jitter must be reduced.

Jitter SNR = 
$$20 \log \frac{1}{2\pi f_{IN} t_A}$$
 rms signal to rms noise

where:  $f_{IN}$  is input signal frequency  $t_A$  is rms clock jitter

Special consideration should be given to clock jitter, particularly in undersampling applications. The clock input should be treated as an analog input in order to achieve the highest level of performance. Any overshoot or undershoot of the clock signal may cause degradation of performance. When digitizing at high sampling rates, the clock should have 50% duty cycle ( $t_H = t_L$ ), along with fast rise and fall times of 2ns or less. The clock input of the ADS828 can be driven with either 3V or 5V logic levels. Using low-voltage logic (3V) may lead to improved AC performance of the converter.

#### **Digital Outputs**

The output data format of the ADS828 is in positive Straight Offset Binary code, see Tables I and II. This format can easily be converted into the Binary Two's Complement code by inverting the MSB.

It is recommended to keep the capacitive loading on the data lines as low as possible ( $\leq$  15pF). Higher capacitive loading will cause larger dynamic currents as the digital outputs are changing. Those high current surges can feed back to the analog portion of the ADS828 and affect the performance. If necessary, external buffers or latches close to the converter's output pins may be used to minimize the capacitive loading. They also provide the added benefit of isolating the ADS828 from any digital noise activities on the bus coupling back high frequency noise.

SINGLE-ENDED INPUT	STRAIGHT OFFSET BINARY
(IN = CMV)	(SOB)
+FS -1LSB (IN = REFT)	11 1111 1111
+1/2 Full Scale	11 0000 0000
Bipolar Zero (IN = CMV)	10 0000 0000
-1/2 Full Scale	01 0000 0000
-FS (IN = REFB)	00 0000 0000

TABLE I. Coding Table for Single-Ended Input Configuration with  $\overline{IN}$  Tied to the Common-Mode Voltage (CMV).

DIFFERENTIAL INPUT	STRAIGHT OFFSET BINARY (SOB)
+FS –1LSB (IN = +3V, IN = +2V)	11 1111 1111
+1/2 Full Scale	11 0000 0000
Bipolar Zero (IN = IN = CMV)	10 0000 0000
-1/2 Full Scale	01 0000 0000
–FS (IN = +2V, IN = +3V)	00 0000 0000

TABLE II. Coding Table for Differential Input Configuration and 2Vp-p Full-Scale Range.

#### **Digital Output Driver (VDRV)**

The ADS828 features a dedicated supply pin for the output logic drivers, VDRV, which is not internally connected to the other supply pins. By setting the voltage at VDRV to +5V or +3V, the ADS828 produces corresponding logic levels and can directly interface to the selected logic family. The output stages are designed to supply sufficient current to drive a variety of logic families. However, it is recommended to use the ADS828 with +3V logic supply. This will lower the power dissipation in the output stages due to the lower output swing and reduce current glitches on the supply line, which may affect the ac performance of the converter. In some applications, it might be advantageous to decouple the VDRV pin with additional capacitors or a pi-filter.

#### **GROUNDING AND DECOUPLING**

Proper grounding and bypassing, short lead length, and the use of ground planes are particularly important for high frequency designs. Multilayer PC boards are recommended for best performance since they offer distinct advantages like minimizing ground impedance, separation of signal layers by ground layers, etc. The ADS828 should be treated as an analog component. Whenever possible, the supply pins should be powered by the analog supply. This will ensure the most consistent results since digital supply lines often carry high levels of noise which otherwise would be coupled into the converter and degrade the achievable performance. All ground connections on the ADS828 are internally joined together, obviating the design of split ground planes. The ground pins (1, 16, 26) should directly connect to an analog ground plane, which covers the PC board area around the converter. While designing the layout, it is important to keep the analog signal traces separated from any digital lines to prevent noise coupling onto the analog signal path. Because of its high sampling rate the, ADS828 generates high frequency current transients and noise (clock feedthrough) that are fed back into the supply and reference lines. This requires that all supply and reference pins be sufficiently bypassed. Figure 9 shows the recommended decoupling scheme for the ADS828. In most cases, 0.1µF ceramic chip capacitors at each pin are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore, they should be located as close to the supply pins as possible. In addition, a larger bipolar capacitor  $(1\mu F \text{ to } 22\mu F)$  should be placed on the PC board in proximity of the converter circuit.




FIGURE 9. Recommended Bypassing for the Supply Pins.





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS828E	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS828E	Samples
ADS828E/1K	ACTIVE	SSOP	DB	28	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS828E	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type Pins		SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
ADS828E	DB	SSOP	28	50	530	10.5	4000	4.1

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated