



SLAS388-JUNE 2003

10/8/12-BIT HIGH SPEED 2.7 V microPOWER™ SAMPLING ANALOG-TO-DIGITAL CONVERTER

FEATURES

- High Throughput at Low Supply Voltage (2.7 V V_{CC})
 - ADS7829: 12-bit 125 KSPSADS7826: 10-bit 200 KSPSADS7827: 8-bit 250 KSPS
- Very Wide Operating Supply VoltageL:
 2.7 V to 5.25 V (as Low as 2.0 V With Reduced Performance)
- Rail-to-Rail, Pseudo Differential Input
- Wide Reference Voltage: 50 mV to V_{CC}
- Micropower Auto Power-Down:
 Less Than 60 μW at 75 kHz, 2.7 V V_{CC}
- Low Power Down Current: 3 μA Max
- Ultra Small Chip Scale Package:
 8-pin 3 x 3 PDSO (SON, Same Size as QFN)
- SPI™ Compatible Serial Interface

APPLICATIONS


- Battery Operated Systems
- Remote Data Acquisition
- Isolated Data Acquisition
- Simultaneous Sampling, Multichannel Systems

DESCRIPTION

The ADS7826/27/29 is a family of 10/8/12-bit sampling analog-to-digital converters (A/D) with assured specifications at 2.7-V supply voltage. It requires very little power even when operating at the full sample rate. At lower conversion rates, the high speed of the device enables it to spend most of its time in the power down mode—the power dissipation is less than 60 μW at 7.5 kHz.

The ADS7826/27/29 also features operation from 2.0 V to 5 V, a synchronous serial interface, and a differential input. The reference voltage can be set to any level within the range of 50 mV to $V_{\rm CC}$.

Ultra-low power and small package size make the ADS7826/27/29 family ideal for battery operated systems. It is also a perfect fit for remote data acquisition modules, simultaneous multichannel systems, and isolated data acquisition. The ADS7826/27/29 family is available in a 3 x 3 8-pin PDSO (SON, same size as QFN) package.



microPOWER is a trademark of Texas Instruments.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PACKAGE/ORDERING INFORMATION

		RARITY ERROR SB)		SPECIFICATION TEMPERATURE	PACKAGE	ORDERING	TRANSPORT
PRODUCT	INTEGRAL	DIFFERENTIAL	PACKAGE (1)	RANGE	MARKING (2)	NUMBER	MEDIA
ADS7829I	±2	±2	SON-8	-40°C to 85°C	F29	ADS7829IDRBR	Tape and reel
ADS7829IB	±1.25	-1/1.25	SON-8	-40°C to 85°	F29	ADS7829IBDRBR	Tape and reel
ADS7826I	±1	±1	SON-8	-40°C to 85°C	F26	ADS7826IDRBR	Tape and reel
ADS7827I	±1	±1	SON-8	-40°C to 85°C	F27	ADS7827IDRBR	Tape and reel
ADS7829I	±2	±2	SON-8	-40°C to 85°C	F29	ADS7829IDRBT	Tape and reel
ADS7829IB	±1.25	-1/1.25	SON-8	-40°C to 85°C	F29	ADS7829IBDRBT	Tape and reel
ADS7826I	±1	±1	SON-8	-40°C to 85°C	F26	ADS7826IDRBT	Tape and reel
ADS7827I	±1	±1	SON-8	-40°C to 85°C	F27	ADS7827IDRBT	Tape and reel

⁽¹⁾ For detail drawing and dimension table, see end of this data sheet or package drawing file on web.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

V _{cc}	6 V
Analog input	-0.3 V to (V _{CC} + 0.3 V)
Logic input	-0.3 V to 6 V
Case temperature	100°C
Junction temperature	150°C
Storage temperature	125°C
External reference voltage	5.5 V

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ Performance Grade information is marked on the reel.



SPECIFICATIONS

At -40°C to 85°C, V_{CC} = 2.7 V, V_{ref} = 2.5 V, unless otherwise specified.

DADAMETER	TEST	-	ADS7829	9IB		ADS78	29		ADS782	:6I		ADS782	71	T-11411
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ANALOG INPUT		•												
Full-scale input span	+In - (-In)	0		V_{ref}	0		V_{ref}	0		V_{ref}	0		V_{ref}	V
Absolute input	+In	-0.2		V _{CC} +0.2	-0.2		V _{CC} +0.2	-0.2		V _{CC} +0.2	-0.2		V _{CC} +0.2	V
range	-IN	-0.2		1.0	-0.2		1.0	-0.2		1.0	-0.2		1.0	V
Capacitance			25			25			25			25		pF
Leakage current			±1			±1			±1			±1		μA
SYSTEM PERFO	RMANCE													
Resolution			12			12			10			8		Bits
No missing codes	3	12			11			10			8			Bits
Integral linearity e	error	-1.25	±0.4	1.25	-2	±0.8	2	-1	±0.3	1	-1	±0.2	1	LSB (1)
Differential lineari	ty error	-1	±0.4	1.25	-2	±0.8	2	-1	±0.3	1	-1	±0.2	1	LSB
Offset error		-3	±0.3	3	-3	±0.6	3	-2	±0.4	2	-1	±0.4	1	LSB
Gain error		-2	±0.3	2	-2	±0.6	2	-1	±0.3	1	-1	±0.2	1	LSB
Noise			33			33			33			33		μVrms
Power supply reje	ection		82			82			94			98		dB
SAMPLING DYN	AMICS									<u> </u>			<u> </u>	
Conversion time				12			12			10			8	DCLOCK Cycles
Acquisition time			1.5			1.5			1.5		1.5		DCLOCK Cycles	
f _{DCLOCK}		1	6 x fsam	ple	1	6 x fsan	nple	1	4 x fsan	ple	1	2 x fsam	ple	kHz
Throughput (sample rate)	2.7 V ≤ V _{CC} ≤ 5.25 V (2)			125			125			200			250	kHz
fsample	2.0 V ≤ V _{CC} < 2.7 V (3) (2)			75			75			85			100	kHz
DYNAMIC CHAR	ACTERISTICS													
Total harmonic di	stortion		-82			-80			-78			-72		dB
SINAD	V _{IN} = 2.5 Vpp at 1 kHz		72			70			62			50		dB
Spurious free dynamic range (SFDR)	V _{IN} = 2.5 Vpp at 1 kHz		85			82			81			68		dB
REFERENCE INF	PUT									<u> </u>			<u> </u>	
Voltage range	2.7 V ≤V _{CC} ≤3.6 V	0.05		V _{CC} -0.2	0.05		V _{CC} -0.2	0.05		V _{CC} -0.2	0.05		V _{CC} -0.2	V
Resistance	CS = GND, f _{SAMPLE} = 0 Hz		5			5			5			5		GΩ
	CS = V _{CC}		5			5			5			5		GΩ
Current drain	Full speed at V _{ref} /2		12	60		12	60		20	100		24	120	μA
	f _{SAMPLE} = 7.5 kHz		0.8			0.8			8.0			0.8		μA
	CS = V _{CC}		0.001	3		0.001	3		0.001	3		0.001	3	μA
DIGITAL INPUT/	I .													
Logic family			CMOS	3		CMOS	3		CMOS	3		CMOS		
Logic levels														
V _{IH}	I _{IH} = +5 μA	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	V
V _{IL}	I _{IL} = +5 μA	-0.3		0.8	-0.3		0.8	-0.3		0.8	-0.3		0.8	V
		1												

 ⁽¹⁾ LSB means Least Significant Bit and is equal to V_{ref} / 2 ^N where N is the resolution of ADC. For example, with V_{ref} equal to 2.5 V, one LSB is 0.61 mV for a 12 bit ADC (ADS7829).
 (2) See the Typical Performance Curves for V_{CC} = 5 V and V_{ref} = 5 V.
 (3) The maximum clock rate of the ADS7826/27/29 are less than 1.2 MHz at 2 V ≤V_{CC} <2.7 V. The recommended regerence voltage is

between 1.25 V to 1.024 V.





SPECIFICATIONS (continued)

At -40°C to 85°C, $V_{\rm CC}$ = 2.7 V, $V_{\rm ref}$ = 2.5 V, unless otherwise specified.

DADAMETED	TEST	Α	DS7829I	В		ADS7829	9		ADS7826	SI .		ADS7827	1	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -250 μA	2.2			2.1			2.1			2.1			V
V _{OL}	I _{OL} = 250 μA			0.4			0.4			0.4			0.4	V
Data format		Str	aight bin	ary	St	raight bin	ary	St	raight bin	ary	Straight binary			
POWER SUPPLY	Y REQUIREMENTS													
VCC	Operating range	2.7		3.6	2.7		3.6	2.7		3.6	2.7		3.6	V
	See (3) and (2)	2.0		2.7	2.0		2.7	2.0		2.7	2.0		2.7	V
	See (2)	3.6		5.25	3.6		5.25	3.6		5.25	3.6		5.25	V
Quiescent cur-	Full speed (4)		220	350		220	350		250	350		260	350	μA
rent	f _{SAMPLE} = 7.5 kHz (5),		20			20			20			20		μΑ
	f _{SAMPLE} = 7.5 kHz (6)		180			180			180			180		μΑ
Power down	CS = V _{CC}			3			3			3			3	μA
TEMPERATURE	RANGE			'						'				
Specified perform	nance	-40		85	-40		85	-40		85	-40		85	°C

⁽⁴⁾ Full speed: 125 ksps for ADS7829, 200 ksps for ADS7826, and 250 ksps for ADS7827.

At -40°C to 85°C, V_{CC} = 5 V, V_{ref} = 5 V, unless otherwise specified.

DADAMETED	TEST CONDITIONS	AD	S7829I	В	Α	DS7829	9	Α	DS7826	6l	A	DS7827	Ί	LINUT
PARAMETER	1EST CONDITIONS	MIN	TYP	MAX	UNIT									
SYSTEM PERFORMANCE														
Resolution			12			12			10			8		Bits
No missing codes		12			11			10			8			Bits
Integral linearity error			±0.6			±0.8			±0.15			±0.1	1	LSB (7)
Differential linearity error			±0.5			±0.8			±0.15			±0.1	1	LSB
ANALOG INPUT														
Offset error			±2.6			±2.6			±1.2			±0.7		LSB
Gain error			±1.2			±1.2			±0.2			±0.1		LSB
REFERENCE INPUT														•
Voltage range		0.05		V_{CC}	V									


⁽⁷⁾ LSB means Least Significant Bit . With V_{ref} equal to 5 V, one LSB is 1.22 mV for a 12 bit ADC.

 ⁽⁵⁾ f_{DCLOCK} = 1.2 MHz, \$\overline{\capacitag{CS}}\$ = V_{CC} for 145 clock cycles out of every 160 for the ADS7829I and ADS7829IB.
 (6) See the Power Dissipation section for more information regarding lower sample rates.



DEVICE INFORMATION

PIN DESCRIPTION PDSO (SON-8) PACKAGE (TOP VIEW)



Terminal Functions

PIN	NAME	DESCRIPTION
1	V _{ref}	Reference input
2	+In	Noninverting input
3	-In	Inverting input. Connect to ground or to remote ground sense point.
4	GND	Ground
5	CS/SHDN	Chip select when LOW, shutdown mode when HIGH
6	DOUT	The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of $\overline{\text{CS}}$ enables the serial output. After one null bit, the data is valid for the next 12 edges.
7	DCLOCK	Data Clock synchronizes the serial data transfer and determines conversion speed.
8	+V _{CC}	Power supply



SLAS388-JUNE 2003

At T_A = 25°C, V_{CC} = 2.7 V, V_{ref} = 25 V, (unless otherwise specified)





Figure 1





ADS7827 INTEGRAL LINEARITY 0.5 0.4 Integral Linearity - LSB 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 0 32 64 96 128 160 192 224


Decimal Code Figure 3



At T_A = 25°C, V_{CC} = 2.7 V, V_{ref} = 25 V, (unless otherwise specified)











At $T_A = 25$ °C, $V_{CC} = 2.7$ V, $V_{ref} = 25$ V, (unless otherwise specified)


CHANGE IN MINIMUM INTEGRAL LINEARITY




CHANGE IN MINIMUM DIFFERENTIAL LINEARITY




CHANGE IN OFFSET ERROR




CHANGE IN MAXIMUM INTEGRAL LINEARITY



CHANGE IN MAXIMUM DIFFERENTIAL LINEARITY




CHANGE IN GAIN ERROR






At $T_A = 25$ °C, $V_{CC} = 2.7$ V, $V_{ref} = 25$ V, (unless otherwise specified)


CHANGE IN QUIESCENT CURRENT




CHANGE IN MINIMUM INTEGRAL LINEARITY




CHANGE IN MINIMUM INTEGRAL LINEARITY




CHANGE IN MAXIMUM INTEGRAL LINEARITY



CHANGE IN MAXIMUM DIFFERENTIAL LINEARITY




CHANGE IN OFFSET ERROR











At $T_A = 25$ °C, $V_{CC} = 2.7$ V, $V_{ref} = 25$ V, (unless otherwise specified)


















At $T_A = 25$ °C, $V_{CC} = 2.7$ V, $V_{ref} = 25$ V, (unless otherwise specified)




ADS7829 SPURIOUS FREE DYNAMIC RANGE and SIGNAL-TO-NOISE RATIO

Figure 25.



ADS7829
TOTAL HARMONIC DISTORTION








Figure 26.

ADS7829 SIGNAL-TO-NOISE + DISTORTION




Figure 28.

ADS7826 SPURIOUS FREE DYNAMIC RANGE and SIGNAL-TO-NOISE RATIO





Figure 30.






At $T_A = 25$ °C, $V_{CC} = 2.7$ V, $V_{ref} = 25$ V, (unless otherwise specified)




ADS7827 SPURIOUS FREE DYNAMIC RANGE and SIGNAL-TO-NOISE RATIO



ADS7826
TOTAL HARMONIC DISTORTION
VS
FREQUENCY

-10
-20
-30
-40
-40
-60
-70
-80
-100
1 10 100 1000
f - Frequency - kHz

Figure 32.



ADS7827
TOTAL HARMONIC DISTORTION




Figure 35.





THEORY OF OPERATION

The ADS7826/27/29 is a family of micropower classic successive approximation register (SAR) analog-to-digital (A/D) converters. The architecture is based on capacitive redistribution which inherently includes a sample/hold function. The converter is fabricated on a 0.6 µm CMOS process. The architecture and process allow the ADS7826/27/29 family to acquire and convert an analog signal at up to 200K/250K/125K conversions per second respectively while consuming very little power.

The ADS7826/27/29 family requires an external reference, an external clock, and a single power source (V_{CC}). The external reference can be any voltage between 50 mV and V_{CC} . The value of the reference voltage directly sets the range of the analog input. The reference input current depends on the conversion rate of the ADS7826/27/29 family.

The minimum external clock input to DCLOCK can be as low as 10 kHz. The maximum external clock frequency is 2 MHz for ADS7829, 2.8 MHz for ADS7826 and 3 MHz for ADS7827 respectively. The duty cycle of the clock is essentially unimportant as long as the minimum high and low times are at least 400 ns ($V_{CC} = 2.7\ V$ or greater). The minimum DCLOCK frequency is set by the leakage on the capacitors internal to the ADS7826/27/29 family.

The analog input is provided to two input pins: +In and -In. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

The digital result of the conversion is clocked out by the DCLOCK input and is provided serially, most significant bit first, on the D_{OUT} pin. The digital data that is provided on the D_{OUT} pin is for the conversion currently in progress—there is no pipeline delay.

ANALOG INPUT

The +In and -In input pins allow for a differential input signal. Unlike some converters of this type, the -In input is not re-sampled later in the conversion cycle. When the converter goes into the hold mode, the voltage difference between +In and -In is captured on the internal capacitor array.

The range of the -In input is limited to -0.2 V to 1 V. Because of this, the differential input can be used to reject only small signals that are common to both inputs. Thus, the -In input is best used to sense a remote signal ground that may move slightly with respect to the local ground potential.

The input current on the analog inputs depends on a number of factors: sample rate, input voltage, source impedance, and power down mode. Essentially, the current into the ADS7826/27/29 family charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25 pF) to a 10/8/12-bit settling level within 1.5 DCLOCK cycles. When the converter goes into the hold mode or while it is in the power down mode, the input impedance is greater than 1 $\mbox{G}\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the -In input should not drop below GND - 200 mV or exceed GND + 1 V. The +In input should always remain within the range of GND - 200 mV to $V_{\rm CC}$ + 200 mV. Outside of these ranges, the converter's linearity may not meet specifications.

REFERENCE INPUT

The external reference sets the analog input range. The ADS7826/27/29 family operates with a reference in the range of 50 mV to $V_{\rm CC}$. There are several important implications of this.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 2^N (where N is 12 for ADS7829, 10 for ADS7826, and 8 for ADS7827). This means that any offset or gain error inherent in the A/D converter appears to increase, in terms of LSB size, as the reference voltage is reduced.

The noise inherent in the converter also appears to increase with lower LSB size. With a 2.5 V reference, the internal noise of the converter typically contributes only 0.32 LSB peak-to-peak of potential error to the output code. When the external reference is 50 mV, the potential error contribution from the internal noise is 50 times larger —16 LSBs. The errors due to the internal noise are gaussian in nature and can be reduced by averaging consecutive conversion results.

For more information regarding noise, consult the typical performance curves *Effective Number of Bits vs Reference Voltage* and *Peak-to-Peak Noise vs Reference Voltage* (only curves for ADS7829 are shown). Note that the effective number of bits (ENOB) figure is calculated based on the converter's signal-to-(noise + distortion) ratio with a 1 kHz, 0 dB input signal. SINAD is related to ENOB as follows:



$SINAD = 6.02 \times ENOB + 1.76$

With lower reference voltages, extra care should be taken to provide a clean layout including adequate bypassing, a clean power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter is more sensitive to external sources of error such as nearby digital signals and electromagnetic interference.

DIGITAL INTERFACE

Signal Levels


The digital inputs of the ADS7826/27/29 family can accommodate logic levels up to 6 V regardless of the value of V_{CC} . Thus, the ADS7826/27/29 family can be powered at 3 V and still accept inputs from logic powered at 5 V.

The CMOS digital output (D_{OUT}) swings 0 V to V_{CC} . If V_{CC} is 3 V and this output is connected to a 5-V CMOS logic input, then that IC may require more supply current than normal and may have a slightly longer propagation delay.

Serial Interface

The ADS7826/27/29 family communicates with microprocessors and other digital systems via a synchronous 3-wire serial interface. Timings for ADS7829 are shown in Figure 36 and Table 1. The DCLOCK signal synchronizes the data transfer with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for D_{OUT} is acceptable, the system can use the falling edge of DCLOCK to capture each bit.

The timings for ADS7826 and ADS7827 serial interface are shown in Figure 37 and Table 1. The DCLOCK signal synchronizes the data transfer with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for D_{OUT} is acceptable, athe system can use the falling edge of DCLOCK to capture each bit.



After completing the data transfer, if further clocks are applied with $\overline{\text{CS}}$ LOW, the A/D outputs LSB-First data then followed with zeroes indefinitely.

Figure 36. ADS7829 Timing




Figure 37. ADS7826 and ADS7827 Timing





Table 1. Timing Specifications (V_{CC} = 2.7 V and Above -40°C to 85°C

SYMBOL	DESCRIPTION		MIN	TYP	MAX	UNIT
t _{SAMPLE}	Analog input sample time		1.5		2.0	DCLOCK Cycles
t _{CONV}	Conversion time	ADS7829I or ADS7829IB		12		DCLOCK
		ADS7826I		11		Cycles
		ADS7827I		9		
t _{CYC}	Cycle time	ADS7829I or ADS7829IB	16			DCLOCK
		ADS7826	14			Cycles
		ADS7827	12			
t _{CSD}	CS falling to DCLOCK LOW				0	ns
t _{SU(CS)}	CS falling to DCLOCK rising		30			ns
t _{h(DO)}	DCLOCK falling to current D _{OUT} not valid		15			ns
t _{d(DO)}	DCLOCK falling to next D _{OUT} valid			130	200	ns
t _{dis}	CS rising to D _{OUT} 3-state			40	80	ns
t _{en}	DCLOCK falling to D _{OUT} enabled			75	175	ns
t _f	D _{OUT} fall time			90	200	ns
t _r	D _{OUT} rise time			110	220	ns

A falling $\overline{\text{CS}}$ signal initiates the conversion and data transfer. The first 1.5 to 2.0 clock periods of the conversion cycle are used to sample the input signal. After the second falling DCLOCK edge, D_{OUT} is enabled and outputs a LOW value for one clock period. For the next N (N is 12 for ADS7829, 10 for ADS7826, and 8 for ADS7827) DCLOCK periods, D_{OUT} outputs the conversion result, most significant bit first. After the least significant bit has been sent, D_{OUT} goes to 3-state after the rising edge of $\overline{\text{CS}}$. A new conversion is initiated only when $\overline{\text{CS}}$ has been taken high and returned low again.

DATA FORMAT


The output data from the ADS7826/27/29 family is in straight binary format. ADS7829 out is shown in Table 2, as an example. This table represents the ideal output code for the given input voltage and does not include the effects of offset, gain error, or noise. For ADS7826 the last two LSB's are don't cares, while for ADS7827 the last four LSB's are don't cares.

Table 2. Ideal Input Voltages and Output Codes (ADS7829 Shown as an Example)

DESCRIPTION	ANALOG VALUE	DIGITAL C	UTPUT
FULL SCALE RANGE	V _{ref}	STRAIGHT	BINARY
LEAST SIGNIFICANT BIT (LSB)	V _{ref} /4096	BINARY CODE	HEX CODE
Full scale	V _{ref} - 1 LSB	1111 1111 1111	FFF
Midscale	V _{ref} /2	1000 0000 0000	800
Midscale - 1 LSB	V _{ref} /2 - 1 LSB	0111 1111 1111	7FF
Zero	0 V	0000 0000 0000	000







- (1) Waveform 1 is for an output with internal conditions such that the output is HIGH unless disabled by the output control.
- (2) Waveform 2 is for an output with internal conditions such that the output is LOW unless disabled by the output control.

Figure 38. Timing Diagrams and Test Circuits for the Parameters in Table 1.

POWER DISSIPATION

The architecture of the converter, the semiconductor fabrication process, and a careful design allows the ADS7826/27/29 family to convert at the full sample rate while requiring very little power. But, for the absolute lowest power dissipation, there are several things to keep in mind.

The power dissipation of the ADS7826/27/29 family scales directly with conversion rate. Therefore, the first step to achieving the lowest power dissipation is to find the lowest conversion rate that satisfies the requirements of the system.

In addition, the ADS7826/27/29 family is in power down mode under two conditions: when the conversion is complete and whenever $\overline{\text{CS}}$ is HIGH. Ideally, each conversion occurs as quickly as possible, preferably, at DCLOCK rate.

This way, the converter spends the longest possible time in the power down mode. This is very important as the converter not only uses power on each DCLOCK transition (as is typical for digital CMOS components) but also uses some current for the analog circuitry, such as the comparator. The analog section dissipates power continuously, until the power-down mode is entered.

The current consumption of the ADS7826/27/29 family versus sample rate. For this graph, the converter is clocked at maximum DCLOCK rate regardless of the sample rate — \overline{CS} is HIGH for the remaining sample period. Figure 4 also shows current consumption versus sample rate. However, in this case, the minimum DCLOCK cycle time is used— \overline{CS} is HIGH for one DCLOCK cycle.





There is an important distinction between the power down mode that is entered after a conversion is complete and the full power-down mode which is enabled when $\overline{\text{CS}}$ is HIGH. While both shutdown the analog section, the digital section is completely shutdown only when $\overline{\text{CS}}$ is HIGH. Thus, if $\overline{\text{CS}}$ is left LOW at the end of a conversion and the converter is continually clocked, the power consumption is not as low as when $\overline{\text{CS}}$ is HIGH.

Power dissipation can also be reduced by lowering the power supply voltage and the reference voltage. The ADS7826/27/29 family operates over a $V_{\rm CC}$ range of 2.0 V to 5.25 V. However, at voltages below 2.7 V, the converter does not run at the maximum sample rate. See the typical performance curves for more information regarding power supply voltage and maximum sample rate.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7826/27/29 family circuitry. This is particularly true if the reference voltage is low and/or the conversion rate is high. At a 125-kHz to 250-kHz conversion rate, the ADS7826/27/29 family makes a bit decision every 800 ns to 400 ns. That is, for each subsequent bit decision, the digital output must be updated with the results of the last bit decision, the capacitor array appropriately switched and charged, and the input to the comparator settled, for example the ADS7829, to a 12-bit level all within one clock cycle.

The basic SAR architecture is sensitive to spikes on the power supply, reference, and ground connections that occur just prior to latching the comparator output. Thus, during any single conversion for an n-bit SAR converter, there are n windows in which large external transient voltages can easily affect the conversion result. Such spikes might originate from switching power supplies, digital logic, and high power devices, to name a few. This particular source of error can be very difficult to track down if the glitch is almost synchronous to the converter's DCLOCK signal—as the phase difference between the two changes with time and temperature, causing sporadic misoperation.

With this in mind, power to the ADS7826/27/29 family should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the ADS7826/27/29 family package as possible. In addition, a 1- μ to 10- μ F capacitor and a 5- Ω or 10- Ω series resistor may be used to lowpass filter a noisy supply.

The reference should be similarly bypassed with a 0.1-µF capacitor. Again, a series resistor and large capacitor can be used to lowpass filter the reference voltage. If the reference voltage originates from an op-amp, be careful that the op-amp can drive the bypass capacitor without oscillation (the series resistor can help in this case). Keep in mind that while the ADS7826/27/29 family draws very little current from the reference on average, there are still instantaneous current demands placed on the external reference circuitry.

Also, keep in mind that the ADS7826/27/29 family offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply appears directly in the digital results. While high frequency noise can be filtered out as described in the previous paragraph, voltage variation due to the line frequency (50 Hz or 60 Hz), can be difficult to remove.

The GND pin on the ADS7826/27/29 family must be placed on a clean ground point. In many cases, this is the *analog* ground. Avoid connecting the GND pin too close to the grounding point for a microprocessor, microcontroller, or digital signal processor. If needed, run a ground trace directly from the converter to the power supply connection point. The ideal layout includes an analog ground plane for the converter and associated analog circuitry.

APPLICATION CIRCUITS

Figure 39 and Figure 40 show some typical application circuits the ADS7826/27/29 family. Figure 39 uses an ADS7826/27/29 and a multiplexer to provide for a flexible data acquisition circuit. A resistor string provides for various voltages at the multiplexer input. The selected voltage is buffered and driven into $V_{\rm ref}$. As shown in Figure 39, the input range of the ADS7826/27/29 family programmable to 100 mV, 200 mV, 300 mV, or 400 mV. The 100-mV range would be useful for sensors such as thermocouple shown.

Figure 39 shows a basic data acquisition system. The ADS7826/27/29 family input range is 0 V to V_{CC} , as the reference input is connected directly to the power supply. The 5- Ω resistor and 1- μ F to 10- μ F capacitor filters the microcontroller *noise* on the supply, as well as any high-frequency noise from the supply itself. The exact values should be picked such that the filter provides adequate rejection of the noise.






Figure 39. Thermocouple Application Using a MUX to Scale the Input Range of the ADS7826/27/29 family




Figure 40. Basic Data Acquisition System

www.ti.com 13-Jul-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7826IDRBR	ACTIVE	SON	DRB	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	F26	Samples
ADS7826IDRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	F26	Samples
ADS7826IDRBTG4	ACTIVE	SON	DRB	8	250	TBD	Call TI	Call TI	-40 to 85		Samples
ADS7827IDRBR	ACTIVE	SON	DRB	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	F27	Samples
ADS7827IDRBRG4	ACTIVE	SON	DRB	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	F27	Samples
ADS7827IDRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	F27	Samples
ADS7827IDRBTG4	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	F27	Samples
ADS7829IBDRBR	ACTIVE	SON	DRB	8	2500	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	F29	Samples
ADS7829IBDRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	F29	Samples
ADS7829IBDRBTG4	ACTIVE	SON	DRB	8	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	F29	Samples
ADS7829IDRBR	ACTIVE	SON	DRB	8	2500	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	F29	Samples
ADS7829IDRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	F29	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Sep-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7826IDRBR	SON	DRB	8	2500	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7826IDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7827IDRBR	SON	DRB	8	2500	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7827IDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7829IBDRBR	SON	DRB	8	2500	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7829IBDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7829IDRBR	SON	DRB	8	2500	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7829IDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 28-Sep-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7826IDRBR	SON	DRB	8	2500	367.0	367.0	35.0
ADS7826IDRBT	SON	DRB	8	250	210.0	185.0	35.0
ADS7827IDRBR	SON	DRB	8	2500	367.0	367.0	35.0
ADS7827IDRBT	SON	DRB	8	250	210.0	185.0	35.0
ADS7829IBDRBR	SON	DRB	8	2500	367.0	367.0	35.0
ADS7829IBDRBT	SON	DRB	8	250	210.0	185.0	35.0
ADS7829IDRBR	SON	DRB	8	2500	367.0	367.0	35.0
ADS7829IDRBT	SON	DRB	8	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated