Sam Buy Technical Documents

Tools \& Software

## ADS54J66 Quad-Channel, 14-Bit, $500-$ MSPS ADC with Integrated DDC

## 1 Features

- Quad Channel
- 14-Bit Resolution
- Maximum Clock Rate: 500 MSPS
- Input Bandwidth (3 dB): 900 MHz
- On-Chip Dither
- Analog Input Buffer with High-Impedance Input
- Output Options:
- Rx: Decimate-by-2 and -4 Options with Low-Pass Filter
- $200-\mathrm{MHz}$ Complex Bandwidth or $100-\mathrm{MHz}$ Real Bandwidth Support
- DPD FB: 500 MSPS
- 1.9-V $\mathrm{V}_{\mathrm{PP}}$ Differential Full-Scale Input
- JESD204B Interface:
- Subclass 1 Support
- 1 Lane per ADC Up to 10 Gbps
- Dedicated SYNC Pin for Pair of Channels
- Support for Multi-Chip Synchronization
- 72-Pin VQFN Package ( $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ )
- Key Specifications:
- Power Dissipation: 675 mW/ch
- Spectral Performance (Un-Decimated) - $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}$ IF at -1 dBFS :
- SNR: 69.5 dBFS
- NSD: - $153.5 \mathrm{dBFS} / \mathrm{Hz}$
- SFDR: 86 dBc (HD2, HD3), 93 dBFS (Non HD2, HD3)
- $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ IF at -3 dBFS :
- SNR: 68.5 dBFS
- NSD: - $152.5 \mathrm{dBFS} / \mathrm{Hz}$
- SFDR: 81 dBc (HD2, HD3), 86 dBFS (Non HD2, HD3)


## 2 Applications

- Radar and Antenna Arrays
- Broadband Wireless and Digitizers
- Cable CMTS, DOCSIS 3.1 Receivers
- Communications Test Equipment
- Microwave Receivers
- Software Defined Radio (SDR)


## 3 Description

The ADS54J66 is a low-power, wide-bandwidth, 14bit, 500-MSPS, quad-channel, telecom receiver device. The ADS54J66 supports a JESD204B serial interface with data rates up to 10 Gbps with one lane per channel. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. The ADS54J66 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption. The digital signal processing block includes complex mixers followed by low-pass filters with decimate-by-2 and -4 options supporting up to $200-\mathrm{MHz}$ receive bandwidth.
The JESD204B interface reduces the number of interface lines, thus allowing high system integration density. An internal phase-locked loop (PLL) multiplies the incoming analog-to-digital converter (ADC) sampling clock to derive the bit clock, which is used to serialize the 14-bit data from each channel.
Device Information ${ }^{(1)}$

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| :--- | :--- | :---: |
| ADS54J66 | VQFN $(72)$ | $10.00 \mathrm{~mm} \times 10.00 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Block Diagram


## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History. ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 5
6.1 Absolute Maximum Ratings ..... 5
6.2 ESD Ratings ..... 5
6.3 Recommended Operating Conditions ..... 6
6.4 Thermal Information ..... 6
6.5 Electrical Characteristics. ..... 7
6.6 AC Performance ..... 8
6.7 Digital Characteristics ..... 10
6.8 Timing Characteristics ..... 11
6.9 Typical Characteristics: General (DDC Mode-8). ..... 12
6.10 Typical Characteristics: Mode 2 ..... 19
6.11 Typical Characteristics: Mode 0 ..... 20
7 Detailed Description ..... 21
7.1 Overview ..... 21
7.2 Functional Block Diagram ..... 21
7.3 Feature Description ..... 22
7.4 Device Functional Modes ..... 23
7.5 Programming ..... 31
7.6 Register Maps ..... 41
8 Application and Implementation ..... 69
8.1 Application Information ..... 69
8.2 Typical Application ..... 73
9 Power Supply Recommendations ..... 74
10 Layout. ..... 75
10.1 Layout Guidelines ..... 75
10.2 Layout Example ..... 75
11 Device and Documentation Support ..... 76
11.1 Community Resources. ..... 76
11.2 Trademarks ..... 76
11.3 Electrostatic Discharge Caution. ..... 76
11.4 Glossary ..... 76
12 Mechanical, Packaging, and Orderable Information ..... 76

## 4 Revision History

Changes from Original (November 2015) to Revision A Page

- Changed Table 8: changed several comments, added rows ..... 29
- Changed Figure 84: changed last value of JESD bank page address ..... 41
- Changed Table 15: changed ADC page registers 5Fh to 6Dh ..... 42
- Changed description of decimation mode 0 to mode 4 in Example Register Writes section: deleted (default) ..... 44
- Changed Register 5Fh, Register 60h, and Register 61 h ..... 51
- Changed Register 6Ch and Register 6Dh ..... 52
- Changed Start-Up Sequence section ..... 69


## 5 Pin Configuration and Functions



## Pin Functions

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NUMBER |  |  |
| INPUT, REFERENCE |  |  |  |
| INAM | 41 | I | Differential analog input pins for channel A |
| INAP | 42 |  |  |
| INBM | 37 | I | Differential analog input pins for channel B |
| INBP | 36 |  |  |
| INCM | 18 | I | Differential analog input pins for channel C |
| INCP | 19 |  |  |
| INDM | 14 | I | Differential analog input pins for channel D |
| INDP | 13 |  |  |
| CLOCK, SYNC |  |  |  |
| CLKINM | 28 | I | Differential clock input pins for the ADC |
| CLKINP | 27 |  |  |
| SYSREFM | 34 | I | External sync input pins |
| SYSREFP | 33 |  |  |
| CONTROL, SERIAL |  |  |  |
| DAM | 59 | O | JESD204B Serial data output pins for channel A |
| DAP | 58 |  |  |
| DBM | 62 | O | JESD204B Serial data output pins for channel B |
| DBP | 61 |  |  |
| DCM | 65 | O | JESD204B Serial data output pins for channel C |
| DCP | 66 |  |  |
| DDM | 68 | 0 | JESD204B Serial data output pins for channel D |
| DDP | 69 |  |  |
| NC | $\begin{gathered} 1,2,22,23,53 \\ 54 \end{gathered}$ | - | Do not connect |
| PDN | 50 | I/O | Power down. Can be configured via SPI register setting. |
| RES | 49 | - | Reserve pin. Connect to GND |
| RESET | 48 | 1 | Hardware reset. Active high. This pin has an internal 150-k |
| SCLK | 6 | I | Serial interface clock input |
| SDIN | 5 | 1 | Serial interface data input. |
| SDOUT | 11 | O | Serial interface data output. |
| SEN | 7 | I | Serial interface enable |
| SYNCbABM | 56 | 1 | Synchronization input pins for JESD204B port channel A, B. Can be configured via SPI to SYNCb signal for all four channels. Needs external termination. |
| SYNCbABP | 55 |  |  |
| SYNCbCDM | 71 | I | Synchronization input pins for JESD204B port channel C, D. Can be configured via SPI to SYNCb signal for all four channels. Needs external termination. |
| SYNCbCDP | 72 |  |  |

## Pin Functions (continued)

| PIN |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NUMBER |  |  |
| POWER SUPPLY |  |  |  |
| AGND | 21, 26, 29, 32 | 1 | Analog ground |
| AVDD | $\begin{gathered} 9,12,15,17, \\ 20,25,30,35, \\ 38,40,43,44, \\ 46 \end{gathered}$ | 1 | Analog 1.9-V power supply |
| AVDD3V | $\begin{gathered} 10,16,24,31, \\ 39,45 \end{gathered}$ | 1 | Analog 3 V for analog buffer |
| DGND | 3,52, 60, 63, 67 | 1 | Digital ground |
| DVDD | 8,47 | I | Digital 1.9-V power supply |
| IOVDD | 4, 51, 57, 64, 70 | 1 | Digital 1.15-V power supply for the JESD204B transmitter |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | AVDD3V | -0.3 | 3.6 | V |
|  | AVDD | -0.3 | 2.1 |  |
|  | DVDD | -0.3 | 2.1 |  |
|  | IOVDD | -0.2 | 1.4 |  |
| Voltage between AGND and DGND |  | -0.3 | 0.3 | V |
| Voltage applied to input pins | INAP, INBP, INAM, INBM, INCP, INDP, INCM, INDM | -0.3 | 3 | V |
|  | CLKINP, CLKINM | -0.3 | AVDD + 0.3 |  |
|  | SYSREFP, SYSREFM | -0.3 | AVDD + 0.3 |  |
|  | SCLK, SEN, SDIN, RESET, SPI MODE, SYNCbABP, SYNCbABM, SYNC̄bCDP, SYNCbCDM, PDN | -0.2 | 2 |  |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

| Electrostatic discharge <br> $\mathrm{V}_{(\text {ESD })}$ Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ |  |  | VALUE |
| :--- | :--- | :---: | :---: |
| UNIT |  |  |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AVDD3V |  | 2.85 | 3 | 3.6 |  |
|  | AVDD |  | 1.8 | 1.9 | 2 |  |
| Supply volage range | DVDD |  | 1.8 | 1.9 | 2 |  |
|  | IOVDD |  | 1.1 | 1.15 | 1.2 |  |
| Analog inputs | Differential input voltage range |  |  | 1.9 |  | $\mathrm{V}_{\mathrm{PP}}$ |
| Analog inputs | Input common-mode voltage |  |  | $\pm 0.025$ |  | V |
|  | Input clock frequency, device clock | frequency | 250 |  | 500 | MHz |
|  |  | Sine wave, ac-coupled |  | 1.5 |  |  |
| Clock inputs | Input clock amplitude differential $\left(V_{\text {CIKP }}-V_{C L K M}\right)$ | LVPECL, ac-coupled |  | 1.6 |  | $V_{\text {PP }}$ |
|  |  | LVDS, ac-coupled |  | 0.7 |  |  |
|  | Input device clock duty cycle, def | lt after reset | 45\% | 50\% | 55\% |  |
|  | Operating free-air, $\mathrm{T}_{\mathrm{A}}$ |  | -40 |  | 85 |  |
| erature | Operating junction, $\mathrm{T}_{J}$ |  |  | $105^{(2)}$ | 125 | ${ }^{-}$ |

(1) SYSREF must be applied for the device initialization.
(2) Prolonged use above this junction temperature can increase the device failure-in-time (FIT) rate.

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | ADS54J66 | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | RMP (VQFNP) |  |
|  |  | 72 PINS |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Junction-to-ambient thermal resistance | 22.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 5.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JB}}$ | Junction-to-board thermal resistance | 2.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 2.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | 0.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=$ $500 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}$, $\mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD $=1.15 \mathrm{~V}$, -1 -dBFS differential input for IF $\leq 250 \mathrm{MHz}$, and -3 -dBFS differential input for IF $>250 \mathrm{MHz}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |  |
|  | ADC sampling rate |  |  |  | 500 | MSPS |
|  | Resolution |  | 14 |  |  | Bits |
| POWER SUPPLY |  |  |  |  |  |  |
| AVDD3V | 3-V analog supply |  | 2.85 | 3 | 3.6 | V |
| AVDD | 1.9-V analog supply |  | 1.8 | 1.9 | 2 | V |
| DVDD | 1.9-V digital supply |  | 1.8 | 1.9 | 2 | V |
| IOVDD | 1.15-V SERDES supply |  | 1.1 | 1.15 | 1.2 | V |
| $\mathrm{I}_{\text {AVDD3V }}$ | 3-V analog supply current | $370-\mathrm{MHz}$, full-scale input on all four channels |  | 340 |  | mA |
| $\mathrm{I}_{\text {AVDD }}$ | 1.9-V analog supply current | $370-\mathrm{MHz}$, full-scale input on all four channels |  | 365 |  | mA |
| l ${ }_{\text {DVDD }}$ | 1.9-V digital supply current | $2 x$ decimation ( 4 channels), 370 MHz , full-scale input on all four channels |  | 190 |  | mA |
|  |  | DDC mode-8 (no decimation), 370 MHz , full-scale input on all four channels |  | 184 |  |  |
| I Iovdd | 1.15-V SERDES supply current | DDC mode-8 (no decimation), 370 MHz , full-scale input on all four channels |  | 533 |  | mA |
| Pdis | Total power dissipation | $2 x$ decimation ( 4 channels), 370 MHz , full-scale input on all four channels |  | 2.68 |  | W |
|  |  | DDC mode-8 (no decimation), 370 MHz , full-scale input on all four channels |  | 2.67 |  |  |
|  | Global power-down power dissipation | Full-scale input on all four channels |  | 250 |  | mW |

## ANALOG INPUTS

| Differential input full-scale <br> voltage |  | 1.9 | $\mathrm{~V}_{\mathrm{PP}}$ |
| :---: | :--- | :---: | :---: |
| Input common-mode voltage |  | 2.0 | V |
| Differential input resistance | At $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 0.5 | $\mathrm{k} \Omega$ |
| Differential input capacitance | At $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 2.5 | pF |
| Analog input bandwidth $(3 \mathrm{~dB})$ |  | 900 | MHz |

## ISOLATION

| Crosstalk ${ }^{(1)}$ isolation between near channels (channels $A$ and $B$ are near to each other, channels C and D are near to each other) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 105 | dBFS |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{fiN}_{\mathrm{IN}}=100 \mathrm{MHz}$ | 104 |  |
|  | $\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}$ | 96 |  |
|  | $\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}$ | 97 |  |
|  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 93 |  |
|  | $\mathrm{fiN}_{\mathrm{IN}}=470 \mathrm{MHz}$ | 85 |  |
| Crosstalk ${ }^{(1)}$ isolation between far channels (channels A and B, and channels $C$ and $D$ are far channels) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 110 | dBFS |
|  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ | 107 |  |
|  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ | 96 |  |
|  | $\mathrm{fin}_{\mathrm{IN}}=270 \mathrm{MHz}$ | 97 |  |
|  | $\mathrm{fiN}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 95 |  |
|  | $\mathrm{fiN}_{\mathrm{IN}}=470 \mathrm{MHz}$ | 94 |  |
| CLOCK INPUT |  |  |  |
| Internal clock biasing | CLKINP and CLKINM pins are connected to internal biasing voltage through $400 \Omega$ | 1.15 | V |

(1) Crosstalk is measured with a $-1-\mathrm{dBFS}$ input signal on aggressor channel and no input on the victim channel.

### 6.6 AC Performance

over operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | NO DECIMATION, 500-MSPS OUTPUT (DDC Mode 8) |  |  | DECIMATE-BY-2, 250-MSPS OUTPUT (DDC Mode 2) |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN TYP | MAX |  |
| SNR | Signal-to-noise ratio | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.8 |  | 74.1 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 70.5 |  | 74 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 69.5 |  | 73.2 |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ | 65.6 | 70.3 |  | 73.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}$ |  | 69 |  | 72.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$ |  | 68.7 |  | 72 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 64.6 | 68.4 |  | 71.5 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}$ |  | 67.5 |  | 70.7 |  |  |
| NSD | Noise spectral density | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 154.8 |  | 155.1 |  | dBFS/Hz |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 154.5 |  | 155 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 153.5 |  | 154.2 |  |  |
|  |  | $\mathrm{fiN}^{\text {a }}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ | 149.6 | 154.3 |  | 154.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}$ |  | 153 |  | 153.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$ |  | 152.7 |  | 153 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 148.6 | 152.4 |  | 152.5 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}$ |  | 151.5 |  | 151.7 |  |  |
| SINAD | Signal-to-noise and distortion ratio | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.7 |  | 73.9 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 70.4 |  | 73.9 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 69.4 |  | 73.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 70.2 |  | 73.5 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}$ |  | 68.9 |  | 72.5 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$ |  | 68.6 |  | 71.7 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ |  | 68.2 |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}$ |  | 66.9 |  | 69.7 |  |  |
| SFDR | Spurious-free dynamic range | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 89 |  | 88 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 87 |  | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 86 |  | 97 |  |  |
|  |  | $\mathrm{fiN}_{\text {I }}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ | 78 | 88 |  | 96 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}$ |  | 82 |  | 94 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$ |  | 82 |  | 82 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 75 | 81 |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}$ |  | 73 |  | 74 |  |  |
| HD2 | Second-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 89 |  | 91 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 94 |  | 103 |  |  |
|  |  | $\mathrm{fiN}_{\text {I }}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 86 |  | 101 |  |  |
|  |  | $\mathrm{fiN}_{\text {I }}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ | 78 | 88 |  | 101 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}$ |  | 82 |  | 97 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$ |  | 82 |  | 82 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 75 | 81 |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}$ |  | 73 |  | 74 |  |  |

## AC Performance (continued)

over operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | NO DECIMATION, 500-MSPS OUTPUT (DDC Mode 8) |  |  | DECIMATE-BY-2, 250-MSPS OUTPUT (DDC Mode 2) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\mathrm{N}}=10 \mathrm{MHz}$ |  | 93 |  |  | 88 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 87 |  |  | 99 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 98 |  |  | 100 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ | 78 | 97 |  |  | 98 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}$ |  | 95 |  |  | 100 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$ |  | 90 |  |  | 96 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 75 | 85 |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}$ |  | 83 |  |  | 83 |  |  |
| $\begin{aligned} & \text { Non } \\ & \text { HD2, } \\ & \text { HD3 } \end{aligned}$ | Spurious-free dynamic range (excluding HD2, HD3) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 94 |  |  | 98 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{N}}=70 \mathrm{MHz}$ |  | 94 |  |  | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 93 |  |  | 97 |  |  |
|  |  | $\mathrm{fiN}^{\text {}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ | 87 | 93 |  |  | 96 |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{I}}=300 \mathrm{MHz}$ |  | 92 |  |  | 94 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$ |  | 91 |  |  | 94 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ | 80 | 90 |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}$ |  | 87 |  |  | 93 |  |  |
| THD | Total harmonic distortion | $\mathrm{f}_{\mathrm{N}}=10 \mathrm{MHz}$ |  | 88 |  |  | 86 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 85 |  |  | 92 |  |  |
|  |  | $\mathrm{fiN}_{\text {I }}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$ |  | 85 |  |  | 92 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-3 \mathrm{dBFS}$ |  | 86 |  |  | 91 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}$ |  | 81 |  |  | 89 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=350 \mathrm{MHz}$ |  | 79 |  |  | 82 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$ |  | 78 |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}$ |  | 72 |  |  | 73 |  |  |
| IMD3 | Two-tone, third-order intermodulation distortion | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-7 \mathrm{dBFS} \end{aligned}$ |  | 89 |  |  |  |  | dBFS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=365 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-7 \mathrm{dBFS} \end{aligned}$ |  | 82 |  |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=465 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{IN}}=-7 \mathrm{dBFS} \end{aligned}$ |  | 77 |  |  |  |  |  |

### 6.7 Digital Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=500 \mathrm{MSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, PDN) ${ }^{(1)}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | All digital inputs support 1.2-V and 1.8-V logic levels | 0.8 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | All digital inputs support 1.2-V and 1.8-V logic levels |  |  | 0.4 | V |
| $\mathrm{IIH}^{\text {H}}$ | High-level input current | SEN |  | 0 |  | $\mu \mathrm{A}$ |
|  |  | RESET, SCLK, SDIN, PDN |  | 100 |  |  |
| IIL | Low-level input current | SEN |  | 50 |  | $\mu \mathrm{A}$ |
|  |  | RESET, SCLK, SDIN, PDN |  | 0 |  |  |
| DIGITAL INPUTS (SYSREFP, SYSREFM, SYNCbABM, SYNCbABP, SYNCbCDM, SYNCbCDP) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{D}}$ | Differential input voltage |  | 0.35 | 0.45 | 1.4 | V |
| $\mathrm{V}_{\text {(CM_DIG) }}$ | Common-mode voltage for SYSREF |  |  | 1.3 |  | V |
| DIGITAL OUTPUTS (SDOUT, PDN) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\begin{array}{r} \hline \text { DVDD - } \\ 0.1 \end{array}$ | DVDD |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage |  |  |  | 0.1 | V |
| DIGITAL OUTPUTS (JESD204B Interface: DxP, DxM) ${ }^{(2)}$ |  |  |  |  |  |  |
| $V_{O D}$ | Output differential voltage | With default swing setting |  | 700 |  | $m V_{P P}$ |
| $\mathrm{V}_{\text {OC }}$ | Output common-mode voltage |  |  | 450 |  | mV |
|  | Transmitter short-circuit current | Transmitter pins shorted to any voltage between -0.25 V and 1.45 V | -100 |  | 100 | mA |
| $\mathrm{z}_{\mathrm{os}}$ | Single-ended output impedance |  |  | 50 |  | $\Omega$ |
|  | Output capacitance | Output capacitance inside the device, from either output to ground |  | 2 |  | pF |

(1) The RESET, SCLK, SDATA, and PDN pins have a $20-\mathrm{k} \Omega$ (typical) internal pulldown resistor to ground, and the SEN pin has a $20-\mathrm{k} \Omega$ (typical) pull up resistor to IOVDD.
(2) $50-\Omega$, single-ended external termination to IOVDD.

### 6.8 Timing Characteristics

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=500 \mathrm{MSPS}$, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\mathrm{IOVDD}=1.15 \mathrm{~V}$, and -1 -dBFS differential input (unless otherwise noted)

|  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SAMPLE TIMING CHARACTERISTICS |  |  |  |  |  |
|  | Aperture delay | 0.75 |  | 1.6 | ns |
|  | Aperture delay matching between two channels on the same device |  | $\pm 70$ |  | ps |
|  | Aperture delay matching between two devices at the same temperature and supply voltage |  | $\pm 270$ |  | ps |
|  | Aperture jitter |  | 135 |  | $\mathrm{f}_{\mathrm{S}} \mathrm{rms}$ |
|  | Wake-up time to valid data after coming out of global power-down |  | 150 |  | $\mu \mathrm{s}$ |
|  | Data latency ${ }^{(1)}$ : ADC sample to digital output |  | 77 |  | Input clock cycles |
|  | OVR latency: ADC sample to OVR bit |  | 44 |  | Input clock cycles |
| $\mathrm{t}_{\text {PDI }}$ | Clock propagation delay: input clock rising edge cross-over to output clock rising edge crossover |  | 4 |  | ns |
| tsu_SYSREF | Setup time for SYSREF, referenced to input clock rising edge | 300 |  | 900 | ps |
| $\mathrm{t}_{\text {H_SYSREF }}$ | Hold time for SYSREF, referenced to input clock rising edge | 100 |  |  | ps |
| JESD OUTPUT INTERFACE TIMING CHARACTERISTICS |  |  |  |  |  |
|  | Unit interval | 100 |  | 400 | ps |
|  | Serial output data rate | 2.5 |  | 10 | Gbps |
|  | Total jitter for BER of 1E-15 and lane rate $=10 \mathrm{Gbps}$ |  | 26 |  | ps |
|  | Random jitter for BER of 1E-15 and lane rate = 10 Gbps |  | 0.75 |  | ps rms |
|  | Deterministic jitter for BER of 1E-15 and lane rate $=10 \mathrm{Gbps}$ |  | 12 |  | ps, pk-pk |
| $t_{R}, t_{F}$ | Data rise time, data fall time: rise and fall times measured from $20 \%$ to $80 \%$, differential output waveform, 2.5 Gbps $\leq$ bit rate $\leq 10 \mathrm{Gbps}$ |  | 35 |  | ps |

(1) Overall ADC latency $=$ data latency $+t_{\text {PDI }}$.


Figure 1. Latency Timing Diagram

### 6.9 Typical Characteristics: General (DDC Mode-8)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=$ 500 MSPS , 14 -bit resolution, no decimation filter, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, $\operatorname{IOVDD}=$ $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input for IF $\leq 250 \mathrm{MHz}$, and -3 -dBFS differential input for IF $>250 \mathrm{MHz}$ (unless otherwise noted)


SNR $=71 \mathrm{dBFS}, \operatorname{SFDR}=89 \mathrm{dBc}, \mathrm{SFDR}=89 \mathrm{dBc}($ non 23 $)$
Figure 2. FFT for $10-\mathrm{MHz}$ Input Signal

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$,
SNR $=69.4 \mathrm{dBFS}$, SFDR $=88 \mathrm{dBc}$, SFDR $=96 \mathrm{dBc}$ (non 23)
Figure 4. FFT for $190-\mathrm{MHz}$ Input Signal

$\mathrm{f}_{\mathrm{IN}}=300 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$,
SNR $=69.4 \mathrm{dBFS}, \mathrm{SFDR}=80 \mathrm{dBc}, \mathrm{SFDR}=95 \mathrm{dBc}$ (non 23)
Figure 6. FFT for $300-\mathrm{MHz}$ Input Signal

$\mathrm{f}_{\mathrm{IN}}=140 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$,
SNR $=70 \mathrm{dBFS}$, SFDR $=88 \mathrm{dBc}$, SFDR $=91 \mathrm{dBc}$ (non 23)
Figure 3. FFT for $140-\mathrm{MHz}$ Input Signal

$\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$,
SNR $=69.4 \mathrm{dBFS}$, SFDR $=85 \mathrm{dBc}$, SFDR $=96 \mathrm{dBc}$ (non 23)
Figure 5. FFT for 230-MHz Input Signal

$\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$,
SNR $=68.4 \mathrm{dBFS}$, SFDR $=84 \mathrm{dBc}, \mathrm{SFDR}=86 \mathrm{dBc}$ (non 23)
Figure 7. FFT for 370-MHz Input Signal

ADS54J66
www.ti.com
SBAS745A -NOVEMBER 2015-REVISED DECEMBER 2015

## Typical Characteristics: General (DDC Mode-8) (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=$ 500 MSPS , 14-bit resolution, no decimation filter, $50 \%$ clock duty cycle, AVDD3V $=3 \mathrm{~V}$, AVDD $=$ DVDD $=1.9 \mathrm{~V}$, IOVDD $=$ $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input for $\mathrm{IF} \leq 250 \mathrm{MHz}$, and -3 -dBFS differential input for $\mathrm{IF}>250 \mathrm{MHz}$ (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$,
SNR $=67.4 \mathrm{dBFS}, \mathrm{SFDR}=73 \mathrm{dBc}, \mathrm{SFDR}=80 \mathrm{dBc}$ (non 23)
Figure 8. FFT for 470-MHz Input Signal


Figure 10. FFT for Two-Tone Input Signal


Figure 12. FFT for Two-Tone Input Signal

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \mathrm{IMD}=89 \mathrm{dBFS}$, each tone at -7 dBFS

Figure 9. FFT for Two-Tone Input Signal


Figure 11. FFT for Two-Tone Input Signal


Figure 13. FFT for Two-Tone Input Signal

## Typical Characteristics: General (DDC Mode-8) (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=$ 500 MSPS, 14-bit resolution, no decimation filter, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD = $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input for $\mathrm{IF} \leq 250 \mathrm{MHz}$, and -3 -dBFS differential input for IF $>250 \mathrm{MHz}$ (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN} 1}=470 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=465 \mathrm{MHz}, \mathrm{IMD}=98.8 \mathrm{dBFS}$, each tone at -36 dBFS

Figure 14. FFT for Two-Tone Input Signal


Figure 16. Intermodulation Distortion vs Input Amplitude


Figure 18. Spurious-Free Dynamic Range vs Input Frequency

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}$

Figure 15. Intermodulation Distortion vs Input Amplitude


Figure 17. Intermodulation Distortion vs Input Amplitude


Figure 19. IL Spur vs Input Frequency

ADS54J66
www.ti.com
SBAS745A -NOVEMBER 2015-REVISED DECEMBER 2015

## Typical Characteristics: General (DDC Mode-8) (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=$ 500 MSPS , 14-bit resolution, no decimation filter, $50 \%$ clock duty cycle, AVDD3V $=3 \mathrm{~V}$, AVDD $=$ DVDD $=1.9 \mathrm{~V}$, IOVDD $=$ $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input for $\mathrm{IF} \leq 250 \mathrm{MHz}$, and -3 -dBFS differential input for $\mathrm{IF}>250 \mathrm{MHz}$ (unless otherwise noted)


Figure 20. Signal-to-Noise Ratio vs Input Frequency

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$
Figure 22. Spurious-Free Dynamic Range vs AVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$
Figure 24. Spurious-Free Dynamic Range vs AVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$
Figure 21. Signal-to-Noise Ratio vs AVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$
Figure 23. Signal-to-Noise Ratio vs AVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$
Figure 25. Signal-to-Noise Ratio vs DVDD Supply and Temperature

## Typical Characteristics: General (DDC Mode-8) (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=$ 500 MSPS, 14-bit resolution, no decimation filter, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD = $1.15 \mathrm{~V},-1$-dBFS differential input for $\mathrm{IF} \leq 250 \mathrm{MHz}$, and -3 -dBFS differential input for IF $>250 \mathrm{MHz}$ (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$
Figure 26. Spurious-Free Dynamic Range vs DVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$
Figure 28. Spurious-Free Dynamic Range vs DVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$
Figure 30. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$
Figure 27. Signal-to-Noise Ratio vs DVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$
Figure 29. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$
Figure 31. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature

ADS54J66
www.ti.com
SBAS745A -NOVEMBER 2015-REVISED DECEMBER 2015

## Typical Characteristics: General (DDC Mode-8) (continued)

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=$ $500 \mathrm{MSPS}, 14$-bit resolution, no decimation filter, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}, \mathrm{IOVDD}=$ $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input for $\mathrm{IF} \leq 250 \mathrm{MHz}$, and -3 -dBFS differential input for $\mathrm{IF}>250 \mathrm{MHz}$ (unless otherwise noted)


Figure 32. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}$
Figure 34. Performance vs Amplitude


Figure 36. Performance vs Clock Amplitude

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}$
Figure 33. Performance vs Amplitude

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$
Figure 35. Performance vs Clock Amplitude


Figure 37. Performance vs Clock Duty Cycle

## Typical Characteristics: General (DDC Mode-8) (continued)

typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=$ 500 MSPS, 14-bit resolution, no decimation filter, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}$, AVDD $=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD = $1.15 \mathrm{~V},-1-\mathrm{dBFS}$ differential input for $\mathrm{IF} \leq 250 \mathrm{MHz}$, and -3 -dBFS differential input for IF $>250 \mathrm{MHz}$ (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$
$\mathrm{SFDR}=49 \mathrm{dBc}, \mathrm{f}_{\mathrm{PSRR}}=5 \mathrm{MHz}, \mathrm{A}_{\mathrm{PSRR}}=50 \mathrm{mV}$ PP
Figure 39. Power-Supply Rejection Ratio FFT for Test Signal on AVDD Supply

$\mathrm{f}_{\mathrm{IN}}=190 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$
$S F D R=81, \mathrm{f}_{\mathrm{CMRR}}=5 \mathrm{MHz}, \mathrm{A}_{\mathrm{CMRR}}=50 \mathrm{mV}$ PP
Figure 41. Common-Mode Rejection Ratio FFT


Figure 43. Power vs Chip Clock

ADS54J66
www.ti.com

### 6.10 Typical Characteristics: Mode 2

low-pass or high-pass decimation-by-2 filter selected as per input frequency; typical values are at $T_{A}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=500 \mathrm{MSPS}$, 14-bit resolution, no decimation filter, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD $=1.15 \mathrm{~V},-1$-dBFS differential input for $\mathrm{IF} \leq 250 \mathrm{MHz}$, and -3-dBFS differential input for IF $>250 \mathrm{MHz}$ (unless otherwise noted)

$f_{I N}=100 \mathrm{MHz}, A_{I N}=-1 \mathrm{dBFS}$,
SNR $=74.1 \mathrm{dBFS}$, SFDR $=98 \mathrm{dBc}$, SFDR $=100 \mathrm{dBc}$ (non 23)
Figure 44. FFT for 100-MHz Input Signal

$\mathrm{f}_{\mathrm{IN}}=185 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-1 \mathrm{dBFS}$,
SNR $=73.2 \mathrm{dBFS}$, SFDR $=98 \mathrm{dBc}$, SFDR $=98 \mathrm{dBc}($ non 23 $)$
Figure 46. FFT for 185-MHz Input Signal

$\mathrm{f}_{\mathrm{IN}}=150 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$,
SNR $=73.8 \mathrm{dBFS}$, SFDR $=99 \mathrm{dBc}$, SFDR $=99 \mathrm{dBc}$ (non 23)
Figure 45. FFT for $150-\mathrm{MHz}$ Input Signal

$\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$,
SNR $=72.4 \mathrm{dBFS}$, SFDR $=91 \mathrm{dBc}$, SFDR $=98 \mathrm{dBc}$ (non 23)
Figure 47. FFT for 230-MHz Input Signal

### 6.11 Typical Characteristics: Mode 0

low-pass decimation-by-2 filter selected, complex FFT plotted, mixer frequency 125 MHz ; typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, ADC sampling frequency $=500 \mathrm{MSPS}$, 14-bit resolution, no decimation filter, $50 \%$ clock duty cycle, $\mathrm{AVDD} 3 \mathrm{~V}=3 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.9 \mathrm{~V}$, IOVDD $=1.15 \mathrm{~V},-1$-dBFS differential input for IF $\leq 250 \mathrm{MHz}$, and -3-dBFS differential input for IF $>250 \mathrm{MHz}$ (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=270 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$,
SNR $=69.5 \mathrm{dBFS}$, SFDR $=83 \mathrm{dBc}$, SFDR $=87 \mathrm{dBc}($ non 23 $)$
Figure 48. FFT for 270-MHz Input Signal

$\mathrm{f}_{I N}=370 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$,
SNR $=68.1 \mathrm{dBFS}$, SFDR $=82 \mathrm{dBc}$, SFDR $=82 \mathrm{dBc}$ (non 23)
Figure 49. FFT for $370-\mathrm{MHz}$ Input Signal

$\mathrm{f}_{\mathrm{IN}}=470 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$,
SNR $=66.3 \mathrm{dBFS}, \mathrm{SFDR}=75 \mathrm{dBc}, \mathrm{SFDR}=75 \mathrm{dBc}($ non 23 $)$
Figure 50. FFT for $470-\mathrm{MHz}$ Input Signal

ADS54J66
www.ti.com

## 7 Detailed Description

### 7.1 Overview

The ADS54J66 is a low-power, wide-bandwidth, 14-bit, 500-MSPS, quad-channel, telecom receiver device. The ADS54J66 supports the JESD204B serial interface with data rates up to 10 Gbps supporting one lane per channel. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. The ADS54J66 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption. The device digital block includes a $2 x$ and $4 x$ decimation low-pass filter with $f_{S} / 4$ and $k \times f_{S} / 16$ mixers to support a receive bandwidth up to 200 MHz for use as a Digital Pre-Distortion (DPD) observation receiver.
The JESD204B interface reduces the number of interface lines allowing high system integration density. An internal phase locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock which is used to serialize the 14-bit data from each channel.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Analog Inputs

The ADS54J66 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source which enables great flexibility in the external analog filter design as well as excellent $50-\Omega$ matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, thus resulting in a more constant SFDR performance across input frequencies.
The common-mode voltage of the signal inputs is internally biased to 1.9 V using $600-\Omega$ resistors which allows for ac coupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V ) and ( $\mathrm{VCM}-0.475 \mathrm{~V}$ ), resulting in a $1.9-\mathrm{V}_{\mathrm{PP}}$ (default) differential input swing. The input sampling circuit has a 3 -dB bandwidth that extends up to 900 MHz .

### 7.3.2 Recommended Input Circuitry

In order to achieve optimum ac performance the circuitry shown in Figure 51 is recommended at the analog inputs.


Figure 51. Analog Input Driving Circuit

ADS54J66
www.ti.com

### 7.4 Device Functional Modes

### 7.4.1 Digital Features

The ADS54J66 supports decimation-by-2 and -4 and un-decimated output. The four channels can be configured as pairs (A, B and C, D; however, the same decimation factor must be chosen for all four channels).
Figure 52 shows signal processing done in the digital down-conversion (DDC) block of the ADS54J66. Table 1 shows available modes of operation for this block.


Figure 52. Digital Down-Conversion Block Diagram

Table 1. Overview of Operating Modes

| OPERATING MODE | DESCRIPTION | DIGITAL MIXER | DECIMATION | BANDWIDTH |  | OUTPUT FORMAT | MAX OUTPUT RATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 491 MSPS | 368 MSPS |  |  |
| 0 | Decimation | $\pm \mathrm{f}_{\mathrm{S}} / 4$ | 2 | 200 MHz | 150 MHz | Complex | 250 MSPS |
| 2 |  | - | 2 | 100 MHz | 75 MHz | Real | 250 MSPS |
| 4 |  | $\mathrm{N} \times \mathrm{f}_{\text {S }} / 16$ | 2 | 100 MHz | 75 MHz | Real | 250 MSPS |
| 5 |  | $\mathrm{N} \times \mathrm{f}_{\mathrm{S}} / 16$ | 2 | 200 MHz | 150 MHz | Complex | 250 MSPS |
| 6 |  | $\mathrm{N} \times \mathrm{f}_{\text {S }} / 16$ | 4 | 100 MHz | 75 MHz | Complex | 125 MSPS |
| 7 |  | $\mathrm{N} \times \mathrm{f}_{\text {S }} / 16$ | 2 | 100 MHz | 75 MHz | Real | 500 MSPS |
| 8 | No decimation | - | - | 245.76 MHz | 184.32 MHz | Real | 500 MSPS |

Table 2 shows characteristics of different blocks of DDC signal processing blocks active in different modes.
Table 2. Features of DDC Block in Different Modes

| MODE | $\mathrm{f}_{\text {mix1 }}$ | FILTER AND DECIMATION | $\mathrm{f}_{\text {mix } 2}$ | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{f}_{\mathrm{S}} / 4$ | LPF cutoff at $\mathrm{f}_{\mathrm{S}} / 4$, decimation-by-2 | Not used | I, Q data at 250 MSPS each are given out |
| 2 | Not used | LPF or HPF cutoff at $\mathrm{f}_{\mathrm{S}} / 4$, decimation-by-2 | Not used | Straight 250 MSPS data are given out |
| 4 | $k \mathrm{f}_{\mathrm{S}} / 16$ | LPF cutoff at $\mathrm{f}_{\mathrm{S}} / 8$, decimation-by-2 | $\mathrm{f}_{\mathrm{S}} / 8$ | Real data at 250 MSPS are given out |
| 5 | $k f_{S} / 16$ | LPF cutoff at $\mathrm{f}_{\mathrm{S}} / 8$, decimation-by-2 | Not used | I, Q data at 250 MSPS each are given out |
| 6 | $k f_{S} / 16$ | LPF cutoff at $\mathrm{f}_{\mathrm{S}} / 8$, decimation-by-4 | Not used | I, Q data at 125 MSPS each are given out |
| 7 | $k f_{S} / 16$ | LPF cutoff at $\mathrm{f}_{\mathrm{S}} 8$, decimation-by-2 | $\mathrm{f}_{\mathrm{S}} / 8$ | Real data are up-scaled, zero-padded and given out at 500 MSPS |
| Default | Not used | Not used | Not used | Straight 500-MSPS, 14-bit data are given out |

### 7.4.2 Mode 0, Decimation-by-2 with IQ Outputs for up to $\mathbf{2 2 0} \mathbf{~ M H z}$ of IQ Bandwidth

In this configuration, the DDC block includes a fixed frequency $\pm \mathrm{f}_{\mathrm{S}} / 4$ complex digital mixer preceding the digital filter, so the IQ passband is approximately $\pm 110 \mathrm{MHz}(3 \mathrm{~dB})$ centered at $\mathrm{f}_{\mathrm{S}} / 4$. Mixing with $+\mathrm{f}_{\mathrm{S}} / 4$ inverts the spectrum. The stop-band attenuation is approximately 90 dB and the pass-band flatness is $\pm 0.1 \mathrm{~dB}$. Figure 53 shows mixing operation in DDC mode 0 . Table 3 shows corner frequencies of decimation filter in DDC mode 0. Figure 54 and Figure 55 show frequency response of the filter.


Figure 53. Mixing in Mode 0

Table 3. Filter Specification Details, Mode 0

| CORNERS | LOW PASS |
| :---: | :---: |
| -0.1 dB | $0.204 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 dB | $0.211 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 dB | $0.216 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 dB | $0.226 \times \mathrm{f}_{\mathrm{S}}$ |



Figure 54. Frequency Response of Filter in Mode 0


Figure 55. Zoomed View of Frequency Response

### 7.4.3 Mode 2, Decimation-by-2 for up to $110 \mathbf{~ M H z}$ of Real Bandwidth

In this configuration, the DDC block only includes a $2 x$ decimation filter (high pass or low pass) with real outputs. The pass band is approximately $110 \mathrm{MHz}(3 \mathrm{~dB})$. Figure 56 shows the filtering operation in DDC mode 2. Table 4 shows corner frequencies of decimation filter in DDC mode 2. Figure 57 and Figure 58 show frequency response of the filter.


Figure 56. Filtering in Mode 2

Table 4. Filter Specification Details, Mode 2

| CORNERS | LOW PASS | HIGH PASS |
| :---: | :---: | :---: |
| -0.1 dB | $0.204 \times \mathrm{f}_{\mathrm{S}}$ | $0.296 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 dB | $0.211 \times \mathrm{f}_{\mathrm{S}}$ | $0.290 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 dB | $0.216 \times \mathrm{f}_{\mathrm{S}}$ | $0.284 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 dB | $0.226 \times \mathrm{f}_{\mathrm{S}}$ | $0.274 \times \mathrm{f}_{\mathrm{S}}$ |



Figure 57. Frequency Response for Decimate-by-2 Low-Pass and High-Pass Filter (in Mode 2)


Figure 58. Zoomed View of Frequency Response

### 7.4.4 Modes 4 and 7, Decimation-by-2 with Real Outputs for up to 110 MHz of Bandwidth

In this configuration, the DDC block includes a selectable $N \times \mathrm{f}_{\mathrm{S}} / 16$ complex digital mixer ( N from -8 to +7 ) preceding the decimation-by-2 digital filter also with an IQ passband of approximately $\pm 55 \mathrm{MHz}(3 \mathrm{~dB})$ centered at $\mathrm{N} \times \mathrm{f}_{\mathrm{S}} / 16$. A positive value for N inverts the spectrum. In addition, a $\mathrm{f}_{\mathrm{S}} / 8$ complex digital mixer is added after the decimation filter transforming the output back to real format and centers the output spectrum within the Nyquist zone.
In addition, the ADS54J66 supports a 0-pad feature where a sample with value $=0$ is added after each sample. In this way the output data rate is interpolated to 500 MSPS (real) with a second image inverted at $\mathrm{f}_{\mathrm{S}} / 2-\mathrm{f}_{\mathrm{iN}}$.
The stop-band attenuation is approximately 90 dB for in-band aliases from negative frequencies and approximately 55 dB for out-of-band aliases. The passband flatness is $\pm 0.1 \mathrm{~dB}$. Figure 59 shows the filtering operation in DDC mode 4 and 7. Table 5 shows corner frequencies of decimation filter in DDC mode 4 and 7. Figure 60 and Figure 61 show frequency response of the filter.


Figure 59. Mixing and Filtering in Modes 4 and 7

Table 5. Filter Specification Details, Modes 4 and 7

| CORNERS | LOW PASS |
| :---: | :---: |
| -0.1 dB | $0.102 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 dB | $0.105 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 dB | $0.108 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 dB | $0.113 \times \mathrm{f}_{\mathrm{S}}$ |



### 7.4.5 Mode 5, Decimation-by-2 with IQ Outputs for up to 110 MHz of IQ Bandwidth

In this configuration, the DDC block includes a selectable $N \times \mathrm{f}_{\mathrm{S}} / 16$ complex digital mixer ( N from -8 to +7 ) preceding the decimation-by-2 digital filter, so the IQ passband is approximately $\pm 55 \mathrm{MHz}(3 \mathrm{~dB})$ centered at $\mathrm{N} \times$ $\mathrm{f}_{\mathrm{S}} / 16$. A positive value for N inverts the spectrum.

The stop-band attenuation is approximately 90 dB for in-band aliases from negative frequencies. The pass-band flatness is $\pm 0.1 \mathrm{~dB}$. Figure 62 shows the filtering operation in DDC mode 5 . Table 6 shows corner frequencies of decimation filter in DDC mode 5 . Figure 63 and Figure 64 show frequency response of the filter. Figure 62 shows the filtering operation in DDC mode 5 . Table 6 shows corner frequencies of decimation filter in DDC mode 5. Figure 63 and Figure 64 show frequency response of the filter.


Figure 62. Mixing and Filtering in Mode 5

Table 6. Filter Specification Details, Mode 5

| CORNERS | LOW PASS |
| :---: | :---: |
| -0.1 dB | $0.102 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 dB | $0.105 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 dB | $0.108 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 dB | $0.113 \times \mathrm{f}_{\mathrm{S}}$ |



Figure 63. Frequency Response for Decimate-by-2, Low-Pass Filter (In Mode 5)


Figure 64. Zoomed View of Frequency Response

### 7.4.6 Mode 6, Decimation-by-4 with IQ Outputs for up to 110 MHz of IQ Bandwidth

In this configuration, the DDC block includes a selectable $N \times \mathrm{f}_{\mathrm{S}} / 16$ complex digital mixer ( n from -8 to +7 ) preceding the decimation-by-4 digital filter, so the IQ passband is approximately $\pm 55 \mathrm{MHz}(3 \mathrm{~dB})$ centered at $\mathrm{N} \times$ $\mathrm{f}_{\mathrm{S}} / 16$. A positive value for N inverts the spectrum. Figure 65 shows the filtering operation in DDC mode 6. Table 7 shows corner frequencies of decimation filter in DDC mode 6. The decimation-by-4 filter is a cascade of two decimation-by-2 filters with frequency response shown in Figure 66 and Figure 67.
The stop-band attenuation is approximately 90 dB for in-band aliases from negative frequencies and approximately 55 dB for out-of-band aliases. The pass-band flatness is $\pm 0.1 \mathrm{~dB}$.


Figure 65. Mixing and Filtering in Mode 6

Table 7. Filter Specification Details, Mode 6

| CORNERS | LOW PASS |
| :---: | :---: |
| -0.1 dB | $0.102 \times \mathrm{f}_{\mathrm{S}}$ |
| -0.5 dB | $0.105 \times \mathrm{f}_{\mathrm{S}}$ |
| -1 dB | $0.108 \times \mathrm{f}_{\mathrm{S}}$ |
| -3 dB | $0.113 \times \mathrm{f}_{\mathrm{S}}$ |



Figure 66. Frequency Response for Decimate-by-2, Low-Pass Filter (in Mode 6)


Figure 67. Zoomed View of Frequency Response

### 7.4.7 Overrange Indication

The ADS54J66 provides a fast overrange indication (FOVR) that can be presented in the digital output data stream via SPI configuration. When the FOVR indication is embedded in the output data stream, it replaces the LSB (normal 0) of the 16 bit going to the $8 \mathrm{~b} / 10 \mathrm{~b}$ encoder as shown in Figure 68.
One threshold is set per channel pair $\mathrm{A}, \mathrm{B}$ and $\mathrm{C}, \mathrm{D}$.


Figure 68. Timing Diagram for FOVR
The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and it gets presented after just 44 input clock cycles enabling a quicker reaction to an overrange event.

The input voltage level at which the overload is detected is referred to as the threshold. It is programmable using the FOVR THRESHOLD bits.

The input voltage level that fast OVR is triggered is:
Full-scale $\times$ [the decimal value of the FOVR threshold bits] / 255)
The default threshold is E3h (227), corresponding to a threshold of -1 dBFS.
In terms of full-scale input, the fast OVR threshold can be calculated as shown in Equation 1:
$20 \times \log$ (<FOVR Threshold> / 255).
Table 8 is an example register write to set the FOVR threshold for all four channels.
Table 8. Register Sequence for FOVR Configuration

| ADDRESS | DATA | COMMENT |
| :---: | :---: | :---: |
| 11h | 80h | Go to master page |
| 59h | 20h | Set the ALWAYS WRITE 1 bit. This bit configures the OVR signal as fast OVR. |
| 11h | FFh | Go to ADC page |
| 5Fh | FFh | Set FOVR threshold for all channels to 255 |
| 4004h | 68h | Go to main digital page of the JESD bank |
| 4003h | 00h |  |
| 60ABh | 01h | Enable bit D0 overwrite |
| 70ABh | 01h |  |
| 60ADh | 03h | Select FOVR to replace bit D0 |
| 70ADh | 03h |  |
| 6000h | 01h | Pulse the IL RESET register bit. Register writes in main digital page take effect when the IL RESET register bit is pulsed. |
| 7000h | 01h |  |
| 6000h | 00h |  |
| 7000h | 00h |  |

### 7.4.8 Power-Down Mode

The ADS54J66 provides a highly-configurable power-down mode. Power-down can be enabled using the PDN pin or SPI register writes.

A power-down mask can be configured that allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2, as shown in Table 9. See the master page registers in Table 15 for further details.

Table 9. Register Address for Power-Down Modes

| $\begin{aligned} & \text { REGISTER } \\ & \text { ADDRESS } \\ & \text { A[7:0] (Hex) } \end{aligned}$ | COMMENT | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASTER PAGE (80h) |  |  |  |  |  |  |  |  |  |
| 20 | MASK 1 | PDN ADC CHAB |  |  |  | PDN ADC CHCD |  |  |  |
| 21 |  | PDN BU | R CHCD | PDN BUF | R CHAB | 0 | 0 | 0 | 0 |
| 23 | MASK 2 | PDN ADC CHAB |  |  |  | PDN ADC CHCD |  |  |  |
| 24 |  | PDN BUFFER CHCD |  | PDN BUFFER CHAB |  | 0 | 0 | 0 | 0 |
| 26 | CONFIG | GLOBAL PDN | OVERRIDE PDN PIN | PDN MASK SEL | 0 | 0 | 0 | 0 | 0 |
| 53 |  | 0 | MASK SYSREF | 0 | 0 | 0 | 0 | 0 | 0 |
| 55 |  | 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |

To save power, the device can be put in complete power down by using the GLOBAL PDN register bit. However, when JESD link must remain up when putting the device in power down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. Table 10 shows power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

Table 10. Power Consumption in Different Power-Down Settings

| REGISTER BIT | COMMENT | $\begin{gathered} \text { IAVDD3V } \\ (\mathrm{mA}) \end{gathered}$ | $\begin{aligned} & \text { IAVDD } \\ & \text { (mA) } \end{aligned}$ | $\begin{aligned} & \text { IDVDD } \\ & (\mathrm{mA}) \end{aligned}$ | IIOVDD (mA) | TOTAL POWER (W) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Default | After reset, with a full-scale input signal to both channels | 0.340 | 0.365 | 0.184 | 0.533 | 2.675 |
| GBL PDN = 1 | The device is in complete power-down state | 0.002 | 0.006 | 0.012 | 0.181 | 0.247 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHX }=1 \\ & (x=A B \text { or } C D) \end{aligned}$ | The ADCs of one pair of channels are powered down | 0.277 | 0.225 | 0.123 | 0.496 | 2.063 |
| GBL PDN $=0$, <br> PDN BUFF CHx = 1 <br> ( $\mathrm{x}=\mathrm{AB}$ or CD ) | The input buffers of one pair of channels are powered down | 0.266 | 0.361 | 0.187 | 0.527 | 2.445 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHx }=1, \\ & \text { PDN BUFF CHx }=1 \\ & (x=A B \text { or } C D) \end{aligned}$ | The ADCs and input buffers of one pair of channels are powered down | 0.200 | 0.224 | 0.126 | 0.492 | 1.830 |
| $\begin{aligned} & \text { GBL PDN }=0, \\ & \text { PDN ADC CHx }=1, \\ & \text { PDN BUFF CHx }=1 \\ & (x=A B \text { and } C D) \end{aligned}$ | The ADCs and input buffers of all channels are powered down | 0.060 | 0.080 | 0.060 | 0.448 | 0.960 |

### 7.5 Programming

### 7.5.1 Device Configuration

The ADS54J66 can be configured using a serial programming interface, as described in this section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down modes. The ADS54J66 supports a 24 -bit (16-bit address, 8 -bit data) SPI operation and uses paging (see the Detailed Register Information section) to access all register bits. Figure 69 shows timing diagram for serial interface signals. SPI registers are grouped in two banks with each bank containing different pages (see Figure 84).

First 4 MSBs of 16-bit address are special bits carrying information about register bank, page and channel to be programmed. Table 11 lists the purpose of each special bit.


Figure 69. Serial Interface Timing Diagram

Table 11. Programing Details of Serial Interface

| SPI BITS | DESCRIPTION | OPTIONS |
| :---: | :--- | :--- |
| R/W | Read/write bit | $0=$ SPI write <br> $1=$ SPI read back |
| M | SPI bank access | $0=$ Analog SPI bank (master and ADC page) <br> $1=$ Digital SPI bank (main digital, analog JESD, and <br> digital JESD pages) |
| P | JESD page selection bit | $0=$ Page access <br> $1=$ Register access |
| CH | SPI access for a specific channel of the digital SPI <br> bank | $0=$ Channel AB <br> $1=$ Channel CD <br> By default, both channels are being addressed. |
| ADDR [11:0] | SPI address bits | - |
| DATA [7:0] | SPI data bits | - |

### 7.5.1.1 Details of the Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock) and SDIN (serial interface data) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 5 MHz down to very low speeds (of a few hertz) and also with a non-50\% SCLK duty cycle.
Figure 74 shows timing requirements for serial interface signals.
Table 12. Serial Interface Timing Requirements ${ }^{(1)}$

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | SCLK frequency (equal to $\left.1 / \mathrm{t}_{\text {SCLK }}\right)$ | $>\mathrm{dc}$ | 20 |
| $\mathrm{t}_{\text {SLOADS }}$ | SEN to SCLK setup time | 25 | MHz |
| $\mathrm{t}_{\text {SLOADH }}$ | SCLK to SEN hold time | 25 | ns |
| $\mathrm{t}_{\text {DSU }}$ | SDATA setup time | 25 | ns |
| $\mathrm{t}_{\text {DH }}$ | SDATA hold time | 25 | ns |

(1) Typical values are at $25^{\circ} \mathrm{C}$. Minimum and maximum values are across the full temperature range of $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=100^{\circ} \mathrm{C}$, AVDD3V $=3 \mathrm{~V}, \mathrm{AVDD}=1.9 \mathrm{~V}$, and $\mathrm{DRVDD}=1.8 \mathrm{~V}$, unless otherwise noted.

### 7.5.1.2 Serial Register Write: Analog Bank

The analog SPI bank contains of two pages (the master and ADC page). The internal register of the ADS54J66 analog SPI bank can be programmed by:

1. Drive the SEN pin low.
2. Initiate a serial interface cycle specifying the page address of the register whose content must be written.

- Master page: write address 0011 h with 80 h .
- ADC page: write address 0011h with 0Fh.

3. Write the register content as shown in Figure 70. When a page is selected, multiple writes into the same page can be done.


Figure 70. Serial Register Write Timing Diagram

### 7.5.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

1. Drive the SEN pin low.
2. Select the page address of the register whose content must be read.

- Master page: write address 0011 h with 80 h .
- ADC page: write address 0011 h with 0 Fh.

3. Set the R/W bit to 1 and write the address to be read back.
4. Read back the register content on the SDOUT pin, as shown in Figure 71. When a page is selected, multiple read backs from the same page can be done.


Figure 71. Serial Register Read Timing Diagram

### 7.5.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains five pages (main digital, interleaving engine, decimation filter, JESD digital, and JESD analog). The individual pages can be selected following these steps:

1. Drive the SEN pin low.
2. Set the M bit to 1 and specify the page with two register writes (Note: the $P$ bit is set to 0 )

- Write address 4003h with 00h (LSB byte of the page address)
- Write address 4004h MSB byte of the page address
- Main digital page: write address $=4004 \mathrm{~h}$ with 68 h (default)
- Digital JESD page: write address $=4004 \mathrm{~h}$ with 69 h
- Analog JESD page: write address $=4004 \mathrm{~h}$ with 6 Ah
- Interleaving engine page: write address $=4004 \mathrm{~h}$ with 61 h
- Decimation filter page: write address $=4004 \mathrm{~h}$ with 61 h and 4003 h with 41 h

Figure 72 shows the serial interface signals when pages in the JESD bank are being accessed. Note that the $P$ bit is set to 0 .


Figure 72. SPI Timing Diagram for Accessing a Page in the JESD Bank

### 7.5.1.5 Serial Register Write: Digital Bank

The ADS54J66 is a quad-channel device and the JESD204B portion is configured individually for two channels ( $\mathrm{A}, \mathrm{B}$ and $\mathrm{C}, \mathrm{D}$ ) using the CH bit. Note that the P bit must be set to 1 for register writes.

1. Drive the SEN pin low.
2. Select the JESD bank page (Note: M bit $=1, \mathrm{P}$ bit $=0$ )

- Write address 4003h with 00h
- Main digital page: write address $=4004 \mathrm{~h}$ with 68 h (default)
- Digital JESD page: write address $=4004 \mathrm{~h}$ with 69 h
- Analog JESD page: write address $=4004 \mathrm{~h}$ with 6 Ah
- Interleaving Engine page: write address $=4004 \mathrm{~h}$ with 61 h
- Decimation Filter page: write address $=4004 \mathrm{~h}$ with 61 h and 4003 h with 41 h

3. Set the $M$ and $P$ bit to 1 and select channels $A, B(C H=0)$ or $C, D(C H=1)$ and write the register content. When a page is selected, multiple writes into the same page can be done.
By default, register writes are applied to both channel pairs (broadcast mode). To disable broadcast mode and enable individual channel writes, write address 4005 h with 01 h (default is 00 h ).
Figure 73 shows the serial interface signals when a register in the desired page of the JESD bank is programmed (note that the P bit must be set to 1 in this step).


Figure 73. SPI Timing Diagram for Writing a Register in the JESD Bank (After Page is Accessed)

### 7.5.1.6 Individual Channel Programming

By default, register writes are applied to both channels in a group (for example, the register writes are applied to channels $A$ and $B$ if the CH bit is 0 , or the register writes are applied to channels $C$ and $D$ if the $C H$ bit is 1 ). This form of programming is referred to as broadcast mode.
For pages located in the JESD bank, the device gives flexibility to program each channel individually. To enable individual channel writes, write address 4005 h with 01 h (default is 00 h ).

### 7.5.1.7 Serial Register Readout: JESD Bank

SPI read out of content in one of the three digital banks can be accomplished with the following steps:

1. Drive the SEN pin low.
2. Select the digital bank page (Note: $M$ bit $=1, P$ bit $=0$ )

- Write address 4003h with 00h
- Main digital page: write address $=4004 \mathrm{~h}$ with 68 h
- Digital JESD page: write address $=4004 \mathrm{~h}$ with 69 h
- Analog JESD page: write address $=4004 \mathrm{~h}$ with 6 Ah
- Interleaving engine page: write address $=4004 \mathrm{~h}$ with 61 h
- Decimation filter page: write address $=4004 \mathrm{~h}$ with 61 h and 4003 h with 41 h

3. Set the R/W bit, $M$ and $P$ bit to 1 and select channels $A, B$ or $C, D$ and write the address to be read back.
4. Read back register content on the SDOUT pin. When a page is selected, multiple read backs from the same page can be done.
Figure 74 shows the serial interface signals when the contents of a register in the desired page of the JESD bank are being read-back (note that the $P$ bit must be set to 1 in this step).


Figure 74. Serial Register Read Timing Diagram

### 7.5.2 JESD204B Interface

The ADS54J66 supports device subclass 1 with a maximum output data rate of 10 Gbps for each serial transmitter. Figure 75 shows JESD20B block inside ADS54J66.

An external SYSREF signal is used to align all internal clock phases and the local multi frame clock to a specific sampling clock edge. This process allows synchronization of multiple devices in a system and minimizes timing and alignment uncertainty. The ADS54J66 supports single (for all four JESD links) or dual (for channel A, B and C, D) SYNCb inputs and can be configured via SPI as shown in Figure 76.


Figure 75. JESD Interface Block Diagram


Figure 76. JESD204B Transmitter Block
Depending on the ADC sampling rate, the JESD204B output interface can be operated with one lane per channel. The JESD204B setup and configuration of the frame assembly parameters is handled via SPI interface.
The JESD204B transmitter block consists of the transport layer, the data scrambler and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format and manages if the ADC output data or test patterns are being transmitted. The link layer performs the 8b/10b data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally data from the transport layer can be scrambled.

### 7.5.2.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started by the receiving device by de-asserting the SYNCb signal. Upon detecting a logic low on the SYNC input pins, the ADS54J66 starts transmitting comma (K28.5) characters to establish code group synchronization as shown in Figure 77.

When synchronization is completed the receiving device re-asserts the SYNCb signal and the ADS54J66 starts the initial lane alignment sequence with the next local multi frame clock boundary. The ADS54J66 transmits four multi-frames each containing K frames ( K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.


Figure 77. ILA Sequence

### 7.5.2.2 JESD204B Frame Assembly

The JESD204B standard defines the following parameters:

- $L$ is the number of lanes per link.
- $M$ is the number of converters per device.
- $F$ is the number of octets per frame clock period.
- $S$ is the number of samples per frame.

Table 13 lists the available JESD204B formats and valid ranges for the ADS54J66. The ranges are limited by the Serdes line rate and the maximum ADC sample frequency.

Table 13. Available JESD204B Formats and Valid Ranges for the ADS54J66

| L | M | F | S | OPERATING MODE | DIGITAL MODE | OUTPUT FORMAT | $\begin{aligned} & \text { JESD } \\ & \text { MODE }^{(1)} \end{aligned}$ | $\begin{aligned} & \text { JESD PLL } \\ & \text { MODE }^{(2)} \end{aligned}$ | MAX ADC OUTPUT RATE (MSPS) | MAX fierdes (Gbps) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 8 | 4 | 1 | 0,5 | 2 x decimation | Complex | 40x | 40x | 250 | 10.0 |
| 4 | 4 | 2 | 1 | 2,4 | 2 x decimation | Real | 20 x | 20x | 250 | 5.0 |
| 2 | 4 | 4 | 1 | 2,4 | 2 x decimation | Real | 40x | 40x | 250 | 10.0 |
| 4 | 8 | 4 | 1 | 6 | 4 x decimation | Complex | 40x | 20x | 125 | 5.0 |
| 2 | 8 | 8 | 1 | 6 | 4 x decimation | Complex | 80x | 40x | 125 | 10.0 |
| 4 | 4 | 2 | 1 | 7 | $2 x$ decimation with 0 -pad | Real | 20x | 40x | 500 | 10.0 |
| 4 | 4 | 2 | 1 | 8 | No decimation | Real | 20x | 40x | 500 | 10.0 |

(1) In register 01 h of the JESD digital page.
(2) In register 16 h of the JESD analog page.

The detailed frame assembly is shown in Table 14.
Table 14. Detailed Frame Assembly

|  | LMFS = 4841 |  |  |  | LMFS = 4421 |  |  |  | LMFS = 4421 (0-Pad) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA | AIO[15:8] | AIO[7:0] | AQ0[15:8] | AQ0[7:0] | A0[15:8] | A0[7:0] | A1[15:8] | A1[7:0] | A0[15:8] | A0[7:0] | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |
| DB | BIO[15:8] | BIO[7:0] | BQ0[15:8] | BQ0[7:0] | B0[15:8] | B0[7:0] | B1[15:8] | B1[7:0] | B0[15:8] | B0[7:0] | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |
| DC | CIO[15:8] | CIO[7:0] | CQ0[15:8] | CQ0[7:0] | C0[15:8] | C0[7:0] | C1[15:8] | C1[7:0] | C0[15:8] | C0[7:0] | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |
| DD | DIO[15:8] | DIO[7:0] | DQ0[15:8] | DQ0[7:0] | D0[15:8] | D0[7:0] | D1[15:8] | D1[7:0] | D0[15:8] | D0[7:0] | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ | $\begin{aligned} & 0000 \\ & 0000 \end{aligned}$ |


|  | LMFS = 2441 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DB | $\mathrm{A} 0[15: 8]$ | $\mathrm{A} 0[7: 0]$ | $\mathrm{B} 0[15: 8]$ | $\mathrm{B} 0[7: 0]$ |
| DC | $\mathrm{CO}[15: 8]$ | $\mathrm{C} 0[7: 0]$ | $\mathrm{D} 0[15: 8]$ | $\mathrm{D} 0[7: 0]$ |


| LMFS = 2881 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AIO[15:8] | AIO[7:0] | AQ0[15:8] | AQ0[7:0] | BIO[15:8] | BIO[7:0] | BQ0[15:8] | BQ0[7:0] |  |  |
| $\mathrm{CIO}[15: 8]$ | $\mathrm{CIO} 0: 7: 0]$ | $\mathrm{CQO}[15: 8]$ | $\mathrm{CQ} 0[7: 0]$ | $\mathrm{DIO}[15: 8]$ | $\mathrm{DIO}[7: 0]$ | DQ0[15:8] | $\mathrm{DQ} 0[7: 0]$ |  |  |

### 7.5.2.3 JESD Output Switch

The ADS54J66 provides a digital cross point switch in the JESD204B block which allows internal routing of any output of the two ADCs within one channel pair to any of the two JESD204B serial transmitters in order to ease layout constraints. The cross-point switch routing is configured via SPI (address 21 h in the JESD digital page, as shown in Figure 78).


Figure 78. Switching the Output Lanes

### 7.5.2.3.1 SERDES Transmitter Interface

Each of the 10 Gbps serdes transmitter outputs requires ac coupling between transmitter and receiver. The differential pair must be terminated with $100 \Omega$ as close to the receiving device as possible to avoid unwanted reflections and signal degradation as shown in Figure 79.


Figure 79. SERDES Transmitter Connection to Receiver

### 7.5.2.3.2 SYNCb Interface

The ADS54J66 supports single (either SYNCb input controls all four JESD204B links) or dual (one SYNCb input controls two JESD204B lanes (DA, DB and DC, DD) SYNCb control. When using single SYNCb control, connect the unused input to differential logic low (SYNCbxxP $=0 \mathrm{~V}$, SYNCbxxM $=$ IOVDD).

### 7.5.2.3.3 Eye Diagram

Figure 80 to Figure 83 show the serial output eye diagrams of the ADS54J66 at 5 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.


### 7.6 Register Maps

The conceptual diagram of the serial registers is shown in Figure 84.


Figure 84. Serial Interface Registers

## Register Maps (continued)

### 7.6.1 Detailed Register Information

The ADS54J66 contains two main SPI banks. The analog SPI bank gives access to the ADC cores and the digital SPI bank controls the serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into five pages (main digital, interleaving engine, decimation filter, JESD digital, and JESD analog; see Figure 84). Table 15 gives a summary of all programmable registers in the pages of different banks in the ADS54J66.

Table 15. Register Map

| REGISTER ADDRESS A[7:0] (Hex) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GENERAL REGISTERS |  |  |  |  |  |  |  |  |
| 0 | RESET | 0 | 0 | 0 | 0 | 0 | 0 | RESET |
| 3 | JESD BANK PAGE SEL [7:0] |  |  |  |  |  |  |  |
| 4 | JESD BANK PAGE SEL [15:8] |  |  |  |  |  |  |  |
| 5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIS BROADCAST |
| 11 | ANALOG PAGE SELECTION [7:0] |  |  |  |  |  |  |  |
| MASTER PAGE (80h) |  |  |  |  |  |  |  |  |
| 20 | PDN ADC CHAB |  |  |  | PDN ADC CHCD |  |  |  |
| 21 | PDN BUFFER CHCD |  | PDN BUFFER CHAB |  | 0 | 0 | 0 | 0 |
| 23 | PDN ADC CHAB |  |  |  | PDN ADC CHCD |  |  |  |
| 24 | PDN BUFFER CHCD |  | PDN BUFFER CHAB |  | 0 | 0 | 0 | 0 |
| 26 | GLOBAL PDN | OVERRIDE PDN PIN | PDN MASK SEL | 0 | 0 | 0 | 0 | 0 |
| 3 A | 0 | BUFFER CURR INCREASE | 0 | 0 | 0 | 0 | 0 | 0 |
| 39 | ALWAYS WRITE 1 |  | 0 | 0 | 0 | 0 | 0 | 0 |
| 53 | CLK DIV | MASK SYSREF | 0 | 0 | 0 | 0 | 0 | 0 |
| 55 | 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |
| 56 | 0 | 0 | 0 | 0 | INPUT BUFF CURR EN | 0 | 0 | 0 |
| 59 | 0 | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 |
| ADC PAGE (0Fh) |  |  |  |  |  |  |  |  |
| 5 F | FOVR THRESH |  |  |  |  |  |  |  |
| 60 | PULSE BIT CHC | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 61 | 0 | 0 | 0 | 0 | HD3 NYQ2 CHCD | 0 | 0 | PULSE BIT CHD |
| 6C | PULSE BIT CHA | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6 D | 0 | 0 | 0 | 0 | HD3 NYQ2 CHAB | 0 | 0 | PULSE BIT CHB |
| 74 | TEST PATTERN ON CHANNEL |  |  |  | 0 | 0 | 0 | 0 |
| 75 | CUSTOM PATTERN 1 [13:6] |  |  |  |  |  |  |  |
| 76 | CUSTOM PATTERN 1 [5:0] |  |  |  |  |  | 0 | 0 |
| 77 | CUSTOM PATTERN 2 [13:6] |  |  |  |  |  |  |  |
| 78 | CUSTOM PATTERN 2 [5:0] |  |  |  |  |  | 0 | 0 |

## Register Maps (continued)



## ADS54J66

www.ti.com

### 7.6.2 Example Register Writes

Global power down:

| ADDRESS | DATA |  |
| :---: | :---: | :--- |
| 11 h | 80 h | Set master page |
| 00 h 26 | 80 h | Set global power down |

Change decimation mode 0 to mode 4 adjusting both the LMFS configuration (LMFS $=4841$ to 4421 ) as well as serial output data rate ( 10 Gbps to 5 Gbps ):

| ADDRESS | DATA |  |
| :---: | :---: | :--- |
| 4004 h | 69 h | COMMENT |
| 4003 h | 00 h | Select digital JESD page |
| 6000 h | 40 h | Enables JESD mode overwrite |
| 6001 h | 01 h | Select digital to 20x mode |
| 4004 h | 6 h | Select analog JESD page |
| 6016 h | 00 h | Set serdes PLL to 20x mode |
| 4004 h | 61 h | Select decimation filter page |
| 4003 h | 41 h | Select mode 4 <br> Digital mixer for channel AB set to $-4\left(\mathrm{f}_{\mathrm{S}} / 4\right)$ |
| 600 h | CCh | Digital mixer for channel CD set to -4 (fs $/ 4)$ |
| 6002 h | 0 l |  |

### 7.6.3 Register Descriptions

### 7.6.3.1 General Registers

### 7.6.3.1.1 Register $\mathrm{Oh}(\mathrm{offset}=\mathrm{Oh})$ [reset $=\mathrm{Oh}]$

Figure 85. Register Oh

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | RESET |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 16. Register Oh Field Description

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7^{(1)}$ | RESET | R/W | 0 h | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |
| $6-0$ | 0 | W | 0 h | Must write 0. |
| $0^{(1)}$ | RESET | R/W | Oh | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |

(1) Both bits $(7,0)$ must be set simultaneously to exercise reset.
7.6.3.1.2 Register 3h, 4h (offset $=3 \mathrm{~h}, 4 \mathrm{~h})[$ reset $=0 \mathrm{~h}]$

Figure 86. Register 3h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD BANK PAGE SEL [7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Figure 87. Register 4h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD BANK PAGE SEL [16:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 17. Register 3h, 4h Field Description

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | JESD BANK PAGE SEL | R/W | Oh | Program these bits to access the desired page in the JESD bank. <br>  |
|  |  |  | $6100 \mathrm{~h}=$ Interleaving engine page selected <br> $6141 \mathrm{~h}=$ Decimation filter page selected |  |
|  |  |  |  | $6800 \mathrm{~h}=$ Main digital page selected <br> $6900 \mathrm{~h}=$ JESD digital page selected |
|  |  |  |  | $6 A 00 \mathrm{~h}=$ JESD analog page selected |

### 7.6.3.1.3 Register 5 h (offset $=5 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}]$

Figure 88. Register 5h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIS BROADCAST |
| W-Oh | W-Oh | W-0h | W-Oh | W-Oh | W-Oh | W-0h | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 18. Register 5h Field Description

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0. |
| 0 | DIS BROADCAST | R/W | Oh | $0=$ Normal operation. Channel $A$ and $B$ are programmed as a pair. Channel <br> C and $D$ are programmed as a pair. <br> $1=$ channel $A$ and $B$ can be individually programmed based on the CH bit. <br> Similarly channel $C$ and $D$ can be individually programmed based on the CH <br> bit. |

### 7.6.3.1.4 Register 11 h (offset $=11 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}]$

Figure 89. Register 11h

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG PAGE SELECTION [7:0] |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 19. Register 11h Field Descriptions
$\left.\begin{array}{|l|l|l|l|l|}\hline \text { Bit } & \text { Name } & \text { Type } & \text { Reset } & \text { Description } \\ \hline \text { 7-0 } & \text { ANALOG PAGE SELECTION [7:0] } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { Register page (only one page at a time can be addressed). } \\ \text { Master page }=80 \mathrm{~h}\end{array} \\ \text { ADC page }=0 \text { Oh } \\ \text { The five digital pages (main digital, interleaving engine, analog } \\ \text { JESD, digital JESD, and decimation filter) are selected via the } \\ \text { M bit. See Table 11 in the Details of the Serial Interface } \\ \text { section for more details. }\end{array}\right]$

### 7.6.3.2 Master Page (80h)

### 7.6.3.2.1 Register 20h (address = 20h) [reset = Oh], Master Page (080h

Figure 90. Register 20h

| 7 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- |
| PDN ADC CHAB |  | 2 | 1 |
| R/W-Oh |  | PDN ADC CHCD |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 20. Registers 20h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | PDN ADC CHAB | R/W | Oh | There are two power-down masks that are controlled via the |
| PDN mask register bit in address 55h. The power-down mask 1 |  |  |  |  |
| or mask 2 are selected via register bit 5 in address 26h. |  |  |  |  |
| Power-down mask 1: addresses 20h and 21h. |  |  |  |  |
| Power-down mask 2: addresses 23h and 24h. |  |  |  |  |
| See the Power-Down Mode section for details. |  |  |  |  |

### 7.6.3.2.2 Register 21h (address = 21h) [reset = Oh], Master Page (080h)

Figure 91. Register 21h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PDN BUFFER CHCD | PDN BUFFER CHAB | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | R/W-Oh | R/W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 21. Register 21h Field Descriptions
$\left.\begin{array}{|l|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 7-6 & \text { PDN BUFFER CHCD } & \text { R/W } & \text { Oh } & \text { There are two power-down masks that are controlled via the } \\ \text { PDN mask register bit in address 55h. The power-down mask 1 } \\ \text { or mask 2 are selected via register address 26h, bit 5. } \\ \text { Power-down mask 1: addresses 20h and 21h. } \\ \text { Power-down mask 2: addresses 23h and 24h. } \\ \text { See the Power-Down Mode section for details. }\end{array}\right]$

### 7.6.3.2.3 Register 23h (address = 23h), Master Page (080h)

Figure 92. Register 23h

| 7 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | 5 |  | PDN ADC CHCD | 0 |  |
| PDN ADC CHAB | W-Oh | R/W-Oh | R/W-Oh | W-Oh |  |
| R/W-Oh |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 22. Register 23h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | PDN ADC CHAB | R/W | Oh | There are two power-down masks that are controlled via the |
| 3-0 | PDN ADC CHCD | R/W | Oh | PDN mask register bit in address 55h. The power-down mask 1 <br> or mask 2 are selected via register bit 5 in address 26h. <br> Power-down mask 1: addresses 20h and 21h. <br> Power-down mask 2: addresses 23h and 24h. <br> See the Power-Down Mode section for details. |

### 7.6.3.2.4 Register 24h (address = 24h) [reset = Oh], Master Page (080h)

Figure 93. Register 24h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PDN BUFFER CHCD | PDN BUFFER CHAB | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 23. Register 24h Field Descriptions
$\left.\begin{array}{|l|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 7-6 & \text { PDN BUFFER CHCD } & \text { R/W } & \text { Oh } & \text { There are two power-down masks that are controlled via the } \\ \text { PDN mask register bit in address 55h. The power-down mask 1 } \\ \text { or mask 2 are selected via register address 26h, bit 5. } \\ \text { Power-down mask 1: addresses 20h and 21h. } \\ \text { Power-down mask 2: addresses 23h and 24h. } \\ \text { See the Power-Down Mode section for details. }\end{array}\right]$
7.6.3.2.5 Register 26h (address = 26h), Master Page (080h)

Figure 94. Register 26h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GLOBAL PDN | OVERRIDE PDN PIN | PDN MASK SEL | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; -n = value after reset
Table 24. Register 26h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | GLOBAL PDN | R/W | Oh | Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be <br> programmed. <br> $0=$ Normal operation <br> $1=$ Global power-down via the SPI |
| 6 | OVERRIDE PDN PIN | R/W | Oh | This bit ignores the power-down pin control. <br> $0=$ Normal operation <br> $1=$ Ignores inputs on the power-down pin |
| 5 | PDN MASK SEL | R/W | Oh | This bit selects power-down mask 1 or mask 2. <br> $0=$ Power-down mask 1 <br> $1=$ Power-down mask 2 |
| $4-0$ | 0 | R/W | Oh | Must write 0 |

ADS54J66
www.ti.com

### 7.6.3.2.6 Register 3Ah (address = 3Ah) [reset = Oh], Master Page (80h)

Figure 95. Register 3Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | BUFFER CURR INCREASE | 0 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | R/W-Oh | W-0h | W-0h | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 25. Register 3Ah Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0. |
| 6 | BUFFER CURR INCREASE | R/W | Oh | $0=$ Normal operation <br> $1=$ Increases AVDD3V current by 30 mA., improves HD3, helpful for <br> second Nyquist application. Ensure that the INPUT BUF CUR EN <br> regiser bit is also set to 1. |
| $5-0$ | 0 | W | 0h | Must write 0. |

### 7.6.3.2.7 Register 39h (address $=39 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}]$, Master Page (80h)

Figure 96. Register 39h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALWAYS WRITE 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-0h | W-0h | W-0h | W-0h | W-Oh |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-\mathrm{n}=$ value after reset
Table 26. Register 39h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | ALWAYS WRITE 1 | R/W | 0h | Always set these bits to 11. |
| $5-0$ | 0 | W | 0 h | Must write 0. |

7.6.3.2.8 Register 53h (address $=53 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}$ ], Master Page (80h)

Figure 97. Register 53h Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK DIV | MASK SYSREF | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-0h | W-Oh | W-0h |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 27. Register 53h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | CLK DIV | R/W | Oh | This bit configures the input clock divider. <br> $0=$ Divide-by-4 <br> $1=$ Divide-by-2 (must be enabled for proper operation of the ADS54J66) |
| 6 | MASK SYSREF | R/W | Oh | $0=$ Normal operation <br> $1=$ Ignores the SYSREF input |
| $5-0$ | 0 | W | Oh | Must write 0. |

### 7.6.3.2.9 Register 55h (address $=55 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}]$, Master Page (80h)

Figure 98. Register 55h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | PDN MASK | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 28. Register 55h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0. |
| 4 | PDN MASK | R/W | Oh | Power-down via register bit. <br> $0=$ Normal operation <br> $1=$ Power down enabled powering down internal blocks specified in the <br> selected power-down mask |
| $3-0$ | 0 | W | Oh | Must write 0. |

### 7.6.3.2.10 Register 56h (address = 56h) [reset = Oh], Master Page (80h)

Figure 99. Register 56h

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | INPUT BUFF CURR EN | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 29. Register 56h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0. |
| 3 | INPUT BUFF CURR EN | R/W | Oh | $0=$ Normal operation <br> $1=$ Increases AVDD3V current by 30 mA., improves HD3, helpful for <br> second Nyquist application. Ensure that the BUFFER CURR INCREASE <br> register bit is also set to 1. |
| $2-0$ | 0 | W | Oh | Must write 0. |

### 7.6.3.2.11 Register 59h (address = 59h) [reset = Oh], Master Page (80h)

Figure 100. Register 59h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | ALWAYS WRITE 1 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-0h | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 30. Register 59h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0. |
| 5 | ALWAYS WRITE 1 | R/W | Oh | Always set this bit to 1. |
| $4-0$ | 0 | W | Oh | Must write 0. |

ADS54J66
www.ti.com

### 7.6.3.3 ADC Page (OFh)

### 7.6.3.3.1 Register 5Fh (address = 5Fh) [reset = Oh], ADC Page (0Fh)

Figure 101. Register 5Fh

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | FOVR THRESH | 0 |  |  |  |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 31. Register 5Fh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | FOVR THRESH | R/W | Oh | These bits control the location of FAST OVR threshold for all four channels <br> together; see the Overrange Indication section. |

### 7.6.3.3.2 Register 60h (address = 60h) [reset = Oh], ADC Page ( 0 Fh )

Figure 102. Register 60h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PULSE BIT CHC | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 32. Register 60h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | PULSE BIT CHC | R/W | Oh | Pulse this bit to improve HD3 for 2nd Nyquist frequencies (fiN > 250 MHz) for <br> channel C. <br> Before pulsing this bit, the HD3 NYQ2 CHCD register bit must be set to 1. |
| $6-0$ | 0 | W | Oh | Must write 0. |

(1) Pulsing $=$ set the bit to 1 and then reset to 0 .
7.6.3.3.3 Register 61h (address = 61h) [reset = Oh], ADC Page ( 0 Fh )

Figure 103. Register 61h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | HD3 NYQ2 CHCD | 0 | 0 | PULSE BIT CHD |
| W-0h | W-Oh | W-0h | W-Oh | R/W-Oh | W-Oh | W-0h | R/W-Oh |

Table 33. Register 61h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0. |
| 3 | HD3 NYQ2 CHCD | R/W | Oh | Set this bit to improve HD3 for 2nd Nyquist frequencies (fiN $>250 \mathrm{MHz}$ ) for <br> channel C and D. When this bit is set, the PULSE BIT CHx register bits must <br> be pulsed to obtain the improvement in corresponding channels. |
| $2-1$ | 0 | W | Oh | Must write 0. |
| 0 | PULSE BIT CHD | R/W | 0h | Pulse this bit to improve HD3 for 2nd Nyquist frequencies ( $\mathrm{f}_{\mathrm{N}}>250 \mathrm{MHz}$ ) for <br> channel D. <br> Before pulsing this bit, the HD3 NYQ2 CHCD register bit must be set to 1. |

[^0]
### 7.6.3.3.4 Register 6Ch (address = 6Ch) [reset = Oh], ADC Page (0Fh)

Figure 104. Register 6Ch

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PULSE BIT CHA | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-0h | W-Oh | W-0h | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 34. Register 6Ch Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | PULSE BIT CHA | R/W | 0h | Pulse this bit to improve HD3 for 2nd Nyquist frequencies ( $f_{I N}>250 \mathrm{MHz}$ ) for <br> channel A. <br> Before pulsing this bit, the HD3 NYQ2 CHCAB register bit must be set to 1. |
| $6-0$ | 0 | W | 0 h | Must write 0. |

(1) Pulsing $=$ set the bit to 1 and then reset to 0 .

### 7.6.3.3.5 Register 6Dh (address = 6Dh) [reset = Oh], ADC Page (0Fh)

Figure 105. Register 6Dh

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | HD3 NYQ2 CHAB | 0 | 0 | PULSE BIT CHB |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; -n = value after reset
Table 35. Register 6Dh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0. |
| 3 | HD3 NYQ2 CHAB | R/W | Oh | Set this bit to improve HD3 for 2nd Nyquist frequencies $\left(\mathrm{f}_{\mathrm{N}}>250 \mathrm{MHz}\right.$ ) for <br> channel A and B. When this bit is set, the PULSE BIT CHx register bits must <br> be pulsed to obtain the improvement in corresponding channels. |
| $2-1$ | 0 | W | Oh | Must write 0. |

(1) Pulsing $=$ set the bit to 1 and then reset to 0 .

ADS54J66
www.ti.com
SBAS745A -NOVEMBER 2015-REVISED DECEMBER 2015

### 7.6.3.3.6 Register 74h (address = 74h) [reset = Oh], ADC Page (0Fh)

Figure 106. Register 74h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TEST PATTERN ON CHANNEL | 0 | 0 | 0 |  |
| R/W-Oh | $W-0 h$ | $W-0 h$ |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 36. Register 74h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | TEST PATTERN ON CHANNEL | R/W | Oh | Test pattern output on channel $A$ and $B$ <br> $0000=$ Normal operation using ADC output data <br> $0001=$ Outputs all 0s <br> $0010=$ Outputs all 1s <br> 0011 = Outputs toggle pattern: Output data are an alternating <br> sequence of 101010101010 and 010101010101 <br> 0100 = Output digital ramp: output data increment by one LSB every clock cycle from code 0 to 16384 <br> $0110=$ Single pattern: output data are custom pattern 1 (75h and 76h) <br> 0111 = Double pattern: output data alternate between custom pattern 1 and custom pattern 2 <br> 1000 = Deskew pattern: output data are 2AAAh <br> 1001 = SYNC pattern: output data are 3FFFh <br> See the ADC Test Pattern section for more details. |
| 3-0 | 0 | W | Oh | Must write 0. |

### 7.6.3.3.7 Register 75h (address = 75h) [reset = 0h], ADC Page (0Fh)

Figure 107. Register 75h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CUSTOM PATTERN 1[13:6] |  |  |  |  |
|  |  |  |  |  |  |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset

## Table 37. Register 75h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | CUSTOM PATTERN | R/W | Oh | These bits set the custom pattern (13-6) for all channels; see the $A D C$ Test <br> Pattern section for more details. |

7.6.3.3.8 Register 76h (address $=76 \mathrm{~h})$ [reset $=0 \mathrm{Oh}$ ], ADC Page (0Fh)

Figure 108. Register 76h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CUSTOM PATTERN 1[5:0] | 0 | 0 |  |  |
|  | R/W-Oh | W-0h |  |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 38. Register 76h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | CUSTOM PATTERN | R/W | Oh | These bits set the custom pattern (5-0) for all channels; see the ADC Test <br> Pattern section for more details. |
| $1-0$ | 0 | W | Oh | Must write 0. |

7.6.3.3.9 Register 77h (address = 77h) [reset = Oh], ADC Page ( 0 Fh )

Figure 109. Register 77h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CUSTOM PATTERN 2[13:6] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset

## Table 39. Register 77h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | CUSTOM PATTERN | R/W | Oh | These bits set the custom pattern (13-6) for all channels; see the ADC Test <br> Pattern section for more details. |

### 7.6.3.3.10 Register 78h (address = 78h) [reset = Oh], ADC Page (0Fh)

Figure 110. Register 78h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CUSTOM PATTERN 2[5:0] | 0 | 0 |  |  |
|  | R/W-Oh |  |  |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 40. Register 78h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | CUSTOM PATTERN | R/W | Oh | These bits set the custom pattern (5-0) for all channels; see the $A D C$ Test <br> Pattern section for more details. |
| $1-0$ | 0 | W | Oh | Must write 0. |

### 7.6.3.4 Interleaving Engine Page (6100h)

### 7.6.3.4.1 Register 18h (address = 18h) [reset = Oh], Interleaving Engine Page (6100h)

Figure 111. Register 18h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | IL BYPASS |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 41. Register 18h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0. |
| $1-0$ | IL BYPASS | R/W | Oh | These bits allow bypassing of the interleaving correction, which is to be <br> used when ADC test patterns are enabled. <br> $00=$ Interleaving correction enabled <br> $11=$ Interleaving correction bypassed |

7.6.3.4.2 Register 68h (address = 68h) [reset = Oh], Interleaving Engine Page (6100h)

Figure 112. Register 68h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |  |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | DC CORR DIS |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 42. Register 68h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-3$ | 0 | W | Oh | Must write 0. |
| $2-1$ | DC CORR DIS | R/W | Oh | These bits enable the dc offset correction loop. <br> o0 = DC offset correction enabled <br> $11=$ DC offset correction disabled <br> Others = Do not use |
| 0 | 0 | W | Oh | Must write 0. |

### 7.6.3.5 Decimation Filter Page (6141h) Registers

### 7.6.3.5.1 Register Oh (address = Oh) [reset = Oh], Decimation Filter Page (6141h)

Figure 113. Register Oh

| 7 | 6 | 5 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: |
| CHB/C FINE MIX |  | 1 |  |  |
| R/W-Oh |  | DDC MODE |  |  |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 43. Oh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | CHB/C FINE MIX | R/W | Oh | These bits select fine mixing frequency for the $N \times f_{S} / 16$ mixer, where $N$ is a twos complement number varying from -8 to 7 . $\begin{aligned} & 0000=N \text { is } 0 \\ & 0001=N \text { is } 1 \\ & 0010=N \text { is } 2 \end{aligned}$ <br> $\ldots$ <br> $0111=\mathrm{N}$ is 7 <br> $1000=\mathrm{N}$ is -8 <br> $1111=\mathrm{N}$ is -1 |
| 3-0 | DDC MODE | R/W | Oh | These bits select DDC mode for all channels; see Table 44 for bit settings. |

Table 44. DDC MODE Bit Settings

| SETTING | MODE | DESCRIPTION |
| :---: | :---: | :--- |
| 000 | 0 | $f_{S} / 4$ mixing with decimation-by-2, complex output |
| 001 | - | Necimation-by-2, high or low pass filter, real output |
| 010 | 2 | $N / A$ |
| 011 | - | Decimation-by-2, $\mathrm{N} \times \mathrm{f}_{\mathrm{S}} / 16$ mixer, real output |
| 100 | 4 | Decimation-by-2, $\mathrm{N} \times \mathrm{f}_{\mathrm{S}} / 16$ mixer, complex output |
| 101 | 6 | Decimation-by-4, $\mathrm{N} \times \mathrm{f}_{\mathrm{S}} / 16$ mixer, complex output. Ensure that the |
| DDC MODE $6 \mathrm{EN}[3: 1]$ register bits are also set to 111. |  |  |
| 110 | 7 | Decimation-by-2, $\mathrm{N} \times \mathrm{f}_{\mathrm{S}} / 16$ mixer, insert 0, real output |
| 111 | 8 | No decimation, no mixing, straight 500-MSPS data output |
| 1000 | - | Do not use |
| Others |  |  |

### 7.6.3.5.2 Register 1 h (address $=1 \mathrm{~h}$ ) [reset = Oh], Decimation Filter Page (6141h)

Figure 114. Register 1h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DDC MODE6 <br> EN1 | ALWAYS <br> WRITE 1 | CHB/C HPF EN | CHB/C |
| W-0h | W-Oh | W-0h | W-0h | R/W-0h | R/W-0h | R/W-0h |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 45. Register 1h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0. |
| 3 | DDC MODE6 EN1 | R/W | Oh | Set this bit along with the DDC MODE6 EN2 and DDC MODE6 <br> EN3 register bits for proper operation of mode 6. <br> $0=$ Default <br> $1=$ Use for proper operation of DDC mode 6 |
| 2 | ALWAYS WRITE 1 | R/W | Oh | Always write this bit to 1. |
| 1 | CHB/C HPF EN | R/W | Oh | This bit enables the high-pass filter for DDC mode 2 for channel <br> B and C. <br> $0=$ Low-pass filter enabled <br> $1=$ High-pass filter enabled |
| 0 | CHB/C COARSE MIX | R/W | Oh | This bit selects the $\mathrm{f}_{\mathrm{S}} / 4$ mixer phase for DDC mode 0 for <br> channel B and C. <br> $0=$ Mix with $\mathrm{f}_{\mathrm{S}} / 4$ <br> $1=$ Mix with $-f_{S} / 4$ |

### 7.6.3.5.3 Register 2 h (address $=\mathbf{2 h}$ ) [reset = Oh], Decimation Filter Page (6141h)

Figure 115. Register 2h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | CHA/D HPF EN | CHA/D COARSE MIX |  | CHA/D FINE MIX |  |  |
| W-Oh | W-Oh | R/W-Oh | R/W-Oh |  | R/W-Oh |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 46. 2h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | 0 | W | Oh | Must write 0. |
| 5 | CHA/D HPF EN | R/W | Oh | This bit enables the high-pass filter for DDC mode 2 for channel A and D. <br> 0 = Low-pass filter enabled <br> 1 = High-pass filter enabled |
| 4 | CHA/D COARSE MIX | R/W | Oh | This bit selects the $\mathrm{f}_{\mathrm{S}} / 4$ mixer phase for DDC mode 0 for channel A and D. $\begin{aligned} & 0=\text { Mix with } f_{S} / 4 \\ & 1=\text { Mix with }-f_{S} / 4 \end{aligned}$ |
| 3-0 | CHA/D FINE MIX | R/W | Oh | These bits select the fine mixing frequency for the $N \times f_{S} / 16$ mixer, where N is a twos complement number varying from -8 to 7. <br> $0000=\mathrm{N}$ is 0 <br> $0001=\mathrm{N}$ is 1 <br> $0010=\mathrm{N}$ is 2 <br> 01 <br> $0111=\mathrm{N}$ is 7 <br> $1000=\mathrm{N}$ is -8 <br> $1111=\mathrm{N}$ is -1 |

### 7.6.3.6 Main Digital Page (6800h) Registers

### 7.6.3.6.1 Register $0 \mathrm{~h}($ address $=0 \mathrm{~h})$ [reset $=\mathbf{O h}]$, Main Digital Page (6800h)

Figure 116. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | IL RESET |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; -n = value after reset
Table 47. Register Oh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0. |
| 0 | IL RESET | R/W | Oh | This bit resets the interleaving engine. This bit is not a self- <br> clearing bit and must be pulsed |
| (1). |  |  |  |  |

(1) Pulsing $=$ set the bit to 1 and then reset to 0 .
7.6.3.6.2 Register 42h (address $=42 \mathrm{~h})$ [reset $=0 \mathrm{~h}]$, Main Digital Page (6800h)

Figure 117. Register 42h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | NYQUIST ZONE |  |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-\mathrm{n}=$ value after reset
Table 48. Register 42h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-3 | 0 | W | Oh | Must write 0. |
| 2-0 | NYQUIST ZONE | R/W | Oh | These bits provide Nyquist zone information to the interleaving engine. Ensure that the CTRL NYQUIST register bit is set to 1 . <br> $000=1^{\text {st }}$ Nyquist zone (input frequencies between 0 to $f_{S} / 2$ ) <br> $001=2^{\text {nd }}$ Nyquist zone (input frequencies between $f_{S} / 2$ to $f_{S}$ ) <br> $010=3^{\text {rd }}$ Nyquist zone (input frequencies between $\mathrm{f}_{\mathrm{S}}$ to $3 \mathrm{f}_{\mathrm{S}} / 2$ ) <br> $\dddot{111}=8^{\text {th }}$ Nyquist zone (input frequencies between $7 \mathrm{f}_{\mathrm{S}} / 2$ to $4 \mathrm{f}_{\mathrm{S}}$ ) |

### 7.6.3.6.3 Register 4Eh (address = 4Eh) [reset = Oh], Main Digital Page (6800h)

Figure 118. Register 4Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL NYQUIST | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-0h | W-Oh | W-0h | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 49. Register 4Eh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | CTRL NYQUIST | R/W | Oh | Enables Nyquist zone control using register bits NYQUIST ZONE. <br> $0=$ Selection disabled <br> $1=$ Selection enabled |
| $6-0$ | 0 | W | 0h | Must write 0. |

ADS54J66
www.ti.com

### 7.6.3.6.4 Register ABh (address = ABh) [reset = Oh], Main Digital Page (6800h)

Figure 119. Register ABh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 50. Register ABh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0. |
| 0 | OVR EN | R/W | Oh | Set this bit to enable the OVR ON LSB register bit. <br> $0=$ Normal operation <br> $1=$ OVR ON LSB enabled |

### 7.6.3.6.5 Register ADh (address = ADh) [reset = Oh], Main Digital Page (6800h)

Figure 120. Register ADh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | OVR ON LSB |  |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 51. Register ADh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0. |
| $3-0$ | OVR EN | R/W | Oh | Set this bit to bring OVR on two LSBs of the 16 -bit output. Ensure that the OVR EN <br> register bit is set to 1. <br> $0000=$ B Bits 0 and 1 of the 16-bit data are noise bits <br> $0011=$ OVR comes on bit 0 of the 16-bit data <br> $1100=$ OVR comes on bit 1 of the 16-bit data <br> $1111=$ OVR comes on both bits 0 and 1 of the 16-bit data |

7.6.3.6.6 Register F7h (address = F7h) [reset = Oh], Main Digital Page (68h)

Figure 121. Register F7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIG RESET |
| W-Oh | W-Oh | $\mathrm{W}-0 \mathrm{O}$ | $\mathrm{W}-0 \mathrm{O}$ | $\mathrm{W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 52. Register F7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0. |
| 0 | DIG RESET | R/W | Oh | Self-clearing reset for the digital block. Does not include the interleaving correction. <br> $0=$ Normal operation <br> $1=$ Digital reset |

### 7.6.3.7 JESD Digital Page (6900h) Registers

### 7.6.3.7.1 Register $0 \mathrm{~h}($ address $=0 \mathrm{~h})$ [reset $=0 \mathrm{~h}]$, JESD Digital Page (6900h)

## Figure 122. Register Oh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL K | JESD MODE <br> EN | DDC MODE6 <br> EN2 | TESTMODE <br> EN | 0 | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| R/W-0h | R/W-Oh | R/W-Oh | R/W-Oh | W-Oh | R/W-Oh | R/W-0h |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 53. Register Oh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | CTRL K | R/W | Oh | Enable bit for a number of frames per multi frame. <br> $0=$ Default is five frames per multi frame <br> $1=$ Frames per multi frame can be set in register 06h |
| 6 | JESD MODE EN | R/W | Oh | Allows changing the JESD MODE setting in register 01h (bits 1-0) <br> $0=$ Disabled <br> $1=$ Enables changing the JESD MODE setting |
| 5 | DDC MODE6 EN2 | R/W | Oh | Set this bit along with the DDC MODE6 EN1 and DDC MODE6 EN3 register <br> bits for proper operation of mode 6. <br> $0=$ Default <br> $1=$ Use for proper operation of DDC mode 6 |
| 4 | TESTMODE EN | R/W | Oh | This bit generates the long transport layer test pattern mode, as per section <br> 5.1 .6 .3 of the JESD204B specification. <br> $0=$ Test mode disabled <br> $1=$ Test mode enabled |
| 3 | 0 | LANE ALIGN | R/W | Oh |
| 2 | FRAME ALIGN | R/W | Oh | This wit inserts the lane alignment character (K28.3) for the receiver to align to <br> lane boundary, as per section 5.3.3.5 of the JESD204B specification. <br> $0=$ Normal operation <br> $1=$ Inserts lane alignment characters |
| 1 | TX LINK DIS | R/W | This bit inserts the lane alignment character (K28.7) for the receiver to align to <br> lane boundary, as per section 5.3.3.5 of the JESD204B specification. <br> $0=$ Normal operation <br> $1=$ Inserts frame alignment characters |  |
| 0 | Oh | This bit disables sending the initial link alignment (ILA) sequence when SYNC is <br> de-asserted. <br> $0=$ Normal operation <br> $1=$ ILA disabled |  |  |

### 7.6.3.7.2 Register $1 \mathrm{~h}($ address $=1 \mathrm{~h})$ [reset $=0 \mathrm{~h}]$, JESD Digital Page (6900h)

Figure 123. Register 1h

| 7 | 6 | 5 | 4 | 3 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC REG | SYNC REG EN | SYNCB SEL <br> AB/CD | 0 | DDC MODE6 <br> EN3 | 0 | 0 |
| R/W-Oh | R/W-Oh | R/W-Oh | W-Oh | R/W-Oh | W-Oh | JESD MODE |

LEGEND: R/W = Read/Write; $W=$ Write only; $-\mathrm{n}=$ value after reset
Table 54. Register 1h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | SYNC REG | R/W | Oh | SYNC register (bit 6 must be enabled). <br> $0=$ Normal operation <br> 1 = ADC output data are replaced with K28.5 characters |
| 6 | SYNC REG EN | R/W | Oh | Enables bit for SYNC operation. <br> $0=$ Normal operation <br> 1 = ADC output data overwrite enabled |
| 5 | SYNCB SEL AB/CD | R/W | Oh | This bit selects which SYNCb input controls the JESD interface; must be configured for ch AB and ch CD. $0=\text { SYNCbAB }$ $1 \text { = SYNCbCD }$ |
| 4 | 0 | W | Oh | Must write 0 . |
| 3 | DDC MODE6 EN3 | R/W | Oh | Set this bit along with the DDC MODE6 EN1 and DDC MODE6 EN2 register bits for proper operation of mode 6 . $0=\text { Default }$ <br> 1 = Use for proper operation of DDC mode 6 |
| 2 | 0 | W | Oh | Must write 0 . |
| 1-0 | JESD MODE | R/W | Oh | These bits select the number of serial JESD output lanes per ADC. The JESD MODE EN (00h) and JESD PLL MODE register (JESD ANALOG page, register 16h) must also be set accordingly. <br> $01=20 \times$ mode <br> $10=40 \times$ mode <br> $11=80 x$ mode <br> All others = Not used |

### 7.6.3.7.3 Register 2h (address = 2h) [reset = 0h], JESD Digital Page (6900h)

Figure 124. Register 2h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LINK LAYER TESTMODE |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 55. Register 2h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | LINK LAYER TESTMODE | R/W | Oh | These bits generate a pattern according to clause 5.3.3.8.2 of <br> the JESD204B document. <br> 000 = Normal ADC data <br> $001=$ D21.5 (high-frequency jitter pattern) <br> $010=$ K28.5 (mixed-frequency jitter pattern) <br> $011=$ Repeat initial lane alignment (generates a K28.5 character <br> and continuously repeats lane alignment sequences) <br> $100=12-$ octet RPAT jitter pattern |
| 4 | LINK LAYER RPAT | R/W | Oh | This bit changes the running disparity in the modified RPAT <br> pattern test mode (only when the link layer test mode $=100)$. <br> $0=$ Normal operation <br> = Changes disparity |
| 3 | LMFC MASK RESET | R/W | Oh | 0 = Default <br> $1=$ Resets the LMFC mask |
| $2-0$ | 0 | W | Oh | Must write 0. |

### 7.6.3.7.4 Register 3 h (address $=3 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}]$, JESD Digital Page (6900h)

Figure 125. Register 3h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |

LEGEND: R/W = Read/Write; $-\mathrm{n}=$ value after reset
Table 56. Register 3h Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Name } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 7 & \text { FORCE LMFC COUNT } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { This bit forces the LMFC count. } \\ 0=\text { Normal operation } \\ 1=\text { Enables using a different starting value for the LMFC } \\ \text { counter }\end{array} \\ \hline 6-2 & \text { LMFC COUNT INIT } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { SYSREF coming to the digital block resets the LMFC count to 0 } \\ \text { and K28.5 stops coming when the LMFC count reaches 31. The } \\ \text { initial value that the LMFC count resets to can be set using } \\ \text { LMFC COUNT INIT. In this manner, Rx can be synchronized } \\ \text { early because it receives the LANE ALIGNMENT SEQUENCE } \\ \text { early. The FORCE LMFC COUNT register bit must be enabled. }\end{array} \\ \hline 1-0 & \text { RELEASE ILANE SEQ } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { These bits delay the generation of lane alignment sequence by } \\ 0,1,2, \text { or 3 multi frames after code group synchronization. } \\ 00=0 \\ 01=1\end{array} \\ 10=2 \\ 11=3\end{array}\right]$

### 7.6.3.7.5 Register 5h (address =5h) [reset = Oh], JESD Digital Page (6900h)

Figure 126. Register 5h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-Oh | $W-0 h$ | W-0h | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 57. Register 5h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | SCRAMBLE EN | R/W | Oh | Scramble enable bit in the JESD204B interface. <br> $0=$ Scrambling disabled <br> $1=$ Scrambling enabled |
| $6-0$ | 0 | W | Oh | Must write 0. |

### 7.6.3.7.6 Register $\mathbf{6 h}$ (address $=6 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}]$, JESD Digital Page (6900h)

Figure 127. Register 6h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | 1 |  |
| W-Oh | W-Oh | W-Oh | FRAMES PER MULTI FRAME (K) |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 58. Register 6h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0. |
| $4-0$ | FRAMES PER MULTI FRAME (K) | R/W | Oh | These bits set the number of multi frames. <br> Actual $K$ is the value in hex +1 (that is, 0Fh is $K=16)$. |

### 7.6.3.7.7 Register 19h (address $=19 \mathrm{~h}$ ) [reset = Oh], JESD Digital Page (6900h)

Figure 128. Register 19h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | LC[27:24] |  |
| W-Oh | W-Oh | W-Oh | W-Oh |  | R/W-Oh |  |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 59. Register 19h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0. |
| $3-0$ | LC[27:24] | R/W | Oh | These bits set the low resolution counter value. When programming <br> LC[27:0], first program LC[7:0], then LC[15:8], then LC[23:16], and then <br> LC[27:24] in the same order. |

### 7.6.3.7.8 Register 1Ah (address =1Ah) [reset = Oh], JESD Digital Page (6900h)

Figure 129. Register 1Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LC[23:16] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 60. 1Ah Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | LC[23:16] | R/W | Oh | These bits set the low resolution counter value. When programming <br> LC[27:0], first program LC[7:0], then LC[15:8], then LC[23:16], and then <br> LC[27:24] in the same order. |

### 7.6.3.7.9 Register 1Bh (address = 1Bh) [reset = Oh], JESD Digital Page (6900h)

Figure 130. Register 1Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LC[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; - $\mathrm{n}=$ value after reset
Table 61. Register 1Bh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | LC[15:8] | R/W | Oh | These bits set the low resolution counter value. When programming <br> LC[27:0], first program LC[7:0], then LC[15:8], then LC[23:16], and then <br> LC[27:24] in the same order. |

7.6.3.7.10 Register 1Ch (address = 1Ch) [reset = Oh], JESD Digital Page (6900h)

Figure 131. Register 1Ch

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LC[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 62. Register 1Ch Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | LC[7:0] | R/W | Oh | These bits set the low resolution counter value. When programming <br> LC[27:0], first program LC[7:0], then LC[15:8], then LC[23:16], and then <br> LC[27:24] in the same order. |

ADS54J66
www.ti.com

### 7.6.3.7.1 Register 1Dh (address = 1Dh) [reset = Oh], JESD Digital Page (6900h)

Figure 132. Register 1Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | $H C[27: 24]$ |  |
| W-Oh | W-Oh | W-Oh | W-Oh |  | R/W-Oh |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 63. Register 1Dh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0. |
| $3-0$ | HC [xx:xx] | R/W | Oh | These bits set the high resolution counter value. When programming <br> HC[27:0], first program HC[7:0], then HC[15:8], then HC[23:16], and then <br> HC[27:24] in the same order. |

### 7.6.3.7.12 Register 1Eh (address = 1Eh) [reset = Oh], JESD Digital Page (6900h)

Figure 133. Register 1Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HC[23:16] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset
Table 64. Register 1Eh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | $\mathrm{HC}[23: 16]$ | R/W | Oh | These bits set the high resolution counter value. When programming <br> HC[27:0], first program HC[7:0], then HC[15:8], then HC[23:16], and then <br> HC[27:24] in the same order. |

7.6.3.7.13 Register 1Fh (address = 1Fh) [reset = Oh], JESD Digital Page (6900h)

Figure 134. Register 1Fh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HC[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset

## Table 65. Register 1Fh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | HC[15:8] | R/W | Oh | These bits set the high resolution counter value. When programming <br> HC[27:0], first program HC[7:0], then HC[15:8], then HC[23:16], and then <br> HC[27:24] in the same order. |

### 7.6.3.7.14 Register 20h (address = 20h) [reset = Oh], JESD Digital Page (6900h)

Figure 135. Register 20h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HC[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; -n = value after reset

## Table 66. Register 20h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | HC[7:0] | R/W | Oh | These bits set the high resolution counter value. When programming <br> HC[27:0], first program HC[7:0], then HC[15:8], then HC[23:16], and then <br> HC[27:24] in the same order. |

### 7.6.3.7.15 Register 21h (address = 21h) [reset = Oh], JESD Digital Page (6900h)

Figure 136. Register 21h

| 7 | 6 | 4 | 3 |
| :---: | :---: | :---: | :---: | 2 | 1 |
| :---: |
| OUTPUT CHA MUX SEL |
| R/W-Oh |

LEGEND: R/W = Read/Write; - $\mathrm{n}=$ value after reset
Table 67. 21h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | OUTPUT CHA MUX SEL | R/W | Oh | SERDES lane swap with ch B. <br> $00=$ Ch A is output on lane DA <br> $10=$ Ch A is output on lane DB <br> $01,11=$ Do not use |
| $5-4$ | OUTPUT CHB MUX SEL | R/W | Oh | SERDES lane swap with ch A. <br> $00=$ Ch B is output on lane DB <br> $10=$ Ch B is output on lane DA <br> $01,11=$ Do not use |
| $3-2$ | OUTPUT CHC MUX SEL | R/W | Oh | SERDES lane swap with ch D. <br> $00=$ Ch C is output on lane DC <br> $10=$ Ch C is output on lane DD |
|  |  |  |  |  |
| $1-0$ | OUTPUT CHD MUX SEL | R/W | Oh | SERDES lane swap with ch C. <br> $00=$ Ch D is output on lane DD <br> $10=$ Ch D is output on lane DC |

ADS54J66
www.ti.com
SBAS745A -NOVEMBER 2015-REVISED DECEMBER 2015

### 7.6.3.7.16 Register 22h (address $\boldsymbol{=}$ 22h) [reset $=0 \mathrm{~h}]$, JESD Digital Page (6900h)

Figure 137. Register 22h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | OUT CHA INV | OUT CHB INV | OUT CHC INV | OUT CHD INV |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $W=$ Write only; $-n=$ value after reset
Table 68. 22h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0. |
| 3 | OUT CHA INV | R/W | Oh | Polarity inversion of JESD output of ch A. <br> $0=$ Normal operation <br> $1=$ Output polarity inverted |
| 2 | OUT CHB INV | R/W | Oh | Polarity inversion of JESD output of ch B. <br> $0=$ Normal operation <br> $1=$ Output polarity inverted |
| 1 | OUT CHC INV | R/W | Oh | Polarity inversion of JESD output of ch C. <br> $0=$ Normal operation <br> $1=$ Output polarity inverted |
| 0 | OUT CHD INV | R/W | Oh | Polarity inversion of JESD output of ch D. <br> $0=$ Normal operation <br> $1=$ Output polarity inverted |

### 7.6.3.8 JESD Analog Page (6A00h) Register

### 7.6.3.8.1 Register 12h, 13h (address 12h, 13h) [reset = 0h], JESD Analog Page (6Ah)

Figure 138. Register 12h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE DA/DD | 0 | 0 |  |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Figure 139. Register 13h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE DB/DC |  | 0 | 0 |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 69. 12h, 13h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-2 | SEL EMP LANE DA/DD SEL EMP LANE DB/DC | R/W | Oh | Selects the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in dB is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period. $\begin{aligned} & 0=0 \mathrm{~dB} \\ & 1=-1 \mathrm{~dB} \end{aligned}$ $3=-2 \mathrm{~dB}$ $7=-4.1 \mathrm{~dB}$ $15=-6.2 \mathrm{~dB}$ $31=-8.2 \mathrm{~dB}$ $63=-11.5 \mathrm{~dB}$ |
| 1-0 | 0 | W | Oh | Must write 0 . |

### 7.6.3.8.2 16h (address = 16h) [reset = Oh], JESD Analog Page (6A00h)

Figure 140. Register 16h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | JESD PLL MODE |
| $W-0 h$ | $W-O h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 70. 16h Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0. |
| 0 | JESD PLL MODE | R/W | Oh | This bit selects the JESD PLL multiplication factor. <br> $0=20 \times$ mode <br> $1=40 x$ mode |

7.6.3.8.3 Register 1 Bh (address $=1 \mathrm{Bh}$ ) [reset $=\mathbf{O h}]$, JESD Analog Page ( 6 Ah )

Figure 141. Register 1Bh

| 7 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JESD SWING | 0 | 0 | 0 | 0 | 0 |  |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-0h |  |

LEGEND: R/W = Read/Write; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 71. 1Bh Field Descriptions

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-5 | JESD SWING | R/W | Oh | This bit programs the SERDES output swing. $\begin{aligned} & 0=860 \mathrm{mV}_{\mathrm{PP}} \\ & 1=810 \mathrm{mV} \\ & 2=770 \mathrm{mV} \\ & 3=745 \mathrm{mV} \\ & 4=960 \mathrm{mV} \\ & 5=930 \mathrm{mV} \\ & 6=905 \mathrm{mV} \\ & 7=880 \mathrm{mV} \\ & 7 \end{aligned}$ |
| 4-3 | 0 | W | Oh | Must write 0. |

## 8 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

### 8.1.1 Start-Up Sequence

The following steps are recommended as the power-up sequence with the ADS54J66 in DDC mode 8 (no decimation) with LMFS $=4421$ (shown in Table 72).

Table 72. Recommended Power-Up Sequence

| STEP | DESCRIPTION | REGISTER ADDRESS | $\begin{aligned} & \text { REGISTER } \\ & \text { DATA } \end{aligned}$ | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Supply all supply voltages. There is no required power supply sequence for the $1.15-\mathrm{V}$ supply, $1.9-\mathrm{V}$ supply, and $3-\mathrm{V}$ supply, and they can be supplied in any order. | - | - | - |
| 2 | Pulse a hardware reset (low to high to low) on pin 48. | - | - | - |
|  | Alternatively, the device can be reset with an analog reset and a digital reset. | 0000h <br> 4004h <br> 4003h <br> 4002h <br> 4001h <br> 60F7h <br> 60F7h <br> 70F7h <br> 70F7h | 81h <br> 68h <br> 00h <br> 00h <br> 00h <br> 01h <br> 00h <br> 01h <br> 00h | - |
| 3 | Set the input clock divider. | 0011h <br> 0053h <br> 0039h <br> 0059h | $\begin{aligned} & \text { 80h } \\ & \text { 80h } \\ & \text { C0h } \\ & 20 \mathrm{~h} \end{aligned}$ | Select the master page in the analog bank. Set the clock divider to divide-by-2. <br> Set the ALWAYS WRITE 1 bit for all channels. Set the ALWAYS WRITE 1 bit for all channels. |
| 4 | Reset the interleaving correction engine in register 6800h of the main digital page of the JESD bank. (Register access is already set to page 6800 h in step 2.) | 6000h 6000h 7000h 7000h | 01h <br> 00h <br> 01h <br> 00h | Resets the interleaving engine for channel A, B (because the device is in broadcast mode). Resets the interleaving engine for channel C, D (because the device is in broadcast mode). |
| 5 | Set DDC mode 8 for all channels (no decimation, 14-bit, 500 -MSPS data output). | 4004h 4003h 6000h 7000h 6001h 7001h | $\begin{aligned} & 61 \mathrm{~h} \\ & 41 \mathrm{~h} \\ & 08 \mathrm{~h} \\ & 08 \mathrm{~h} \\ & 04 \mathrm{~h} \\ & 04 \mathrm{~h} \\ & \hline \end{aligned}$ | Select the decimation filter page of the JESD bank. <br> Select DDC mode 8 for channel A, B. <br> Select DDC mode 8 for channel C, D. <br> Set the ALWAYS WRITE 1 bit for channel A, B. Set the ALWAYS WRITE 1 bit for channel C, D. |
| 6 | Default registers for the analog page of the JESD bank. | $\begin{aligned} & 4003 \mathrm{~h} \\ & 4004 \mathrm{~h} \\ & 6016 \mathrm{~h} \\ & 7016 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & 00 \mathrm{~h} \\ & 6 \mathrm{Ah} \\ & 02 \mathrm{~h} \\ & 02 \mathrm{~h} \end{aligned}$ | Select the analog page in the JESD bank. <br> PLL mode 40x for channel A, B. PLL mode $40 x$ for channel C, D. |

## Application Information (continued)

Table 72. Recommended Power-Up Sequence (continued)

| STEP | DESCRIPTION | REGISTER ADDRESS | $\begin{gathered} \text { REGISTER } \\ \text { DATA } \end{gathered}$ | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 7 | Default registers for the digital page of the JESD bank. | 4003h 4004h 6000h 6001h 7000h 7001h 6000h 6006h 7000h 7006h | 00h <br> 69h <br> 20h <br> 01h <br> 20h <br> 01h <br> 80h <br> OFh <br> 80h <br> OFh | Select the digital page in the JESD bank. <br> Enable JESD MODE control for channel A, B. Set JESD MODE to 20x mode for LMFS $=4421$. Enable JESD MODE control for channel C, D. Set JESD MODE to 20x mode for LMFS $=4421$. <br> Set CTRL K for channel A, B. <br> Set K to 16. <br> Set CTRL K for channel C, D. <br> Set K to 16. |
| 8 | Enable a single SYNCb input (on the SYNCbAB pin). | $\begin{aligned} & \text { 4005h } \\ & 7001 \mathrm{~h} \end{aligned}$ | $\begin{aligned} & \text { 01h } \\ & \text { 20h } \end{aligned}$ | Disable broadcast mode. Use SYNCbABP, SYNCbABM to issue a SYNC request for all four channels. |
| 9 | Pulse SYNCbAB (pins 55 and 56) from high to low. | - | - | K28.5 characters are transmitted by all four channels (CGS phase). |
| 10 | Pulse SYNCbAB (pins 55 and 56) from low to high. | - | - | The ILA sequence begins and lasts for four multiframes. The device transmits ADC data after the ILA sequence ends. |

### 8.1.2 Hardware Reset

### 8.1.2.1 Register Initialization

After power-up, the internal registers can be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin (of durations greater than 10 ns ), as shown in Figure 142. Alternatively, the serial interface registers can be cleared a set of register writes as described in the Start-Up Sequence section. Table 73 lists the timing requirements for the pulse signal on the RESET pin.


Figure 142. Hardware Reset Timing Diagram

Table 73. Timing Requirements for Hardware Reset

|  |  | MIN | TYP |
| :--- | :--- | :---: | :---: |
| $t_{1}$ | Power-on delay from power-up to active high RESET pulse | 1 | UNIT |
| $\mathrm{t}_{2}$ | Reset pulse duration : active high RESET pulse duration | ms |  |
| $\mathrm{t}_{3}$ | Register write delay from RESET disable to SEN active | 10 | ns |

### 8.1.3 SNR and Clock Jitter

The signal-to-noise ratio of the ADC is limited by three different factors (as shown in Equation 2): the quantization noise is typically not noticeable in pipeline converters and is 84 dB for a 14-bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the SNR for higher input frequencies.

$$
\begin{equation*}
S N R_{A D C}[d B c]=-20 \log \sqrt{\left(10^{-\frac{S N R_{\text {Quantization Noise }}}{20}}\right)^{2}+\left(10^{\left.-\frac{S N R_{\text {Thermal }} \text { Noise }}{}\right)^{2}+\left(10^{-\frac{S N R_{\text {Jitter }}}{20}}\right)^{2}}\right. \text {. }} \tag{2}
\end{equation*}
$$

The SNR limitation resulting from sample clock jitter can be calculated by Equation 3:

$$
\begin{equation*}
S N R_{J i t t e r}[d B c]=-20 \log \left(2 \pi \times f_{\text {in }} \times T_{\text {Jitter }}\right) \tag{3}
\end{equation*}
$$

The total clock jitter ( $\mathrm{T}_{\text {jitter) }}$ ) has two components: the internal aperture jitter (120 fs for the ADS54J66) that is set by the noise of the clock input buffer and the external clock jitter. $T_{\text {Jitter }}$ can be calculated by Equation 4:

$$
\begin{equation*}
T_{\text {Jitter }}=\sqrt{\left(T_{\text {Jitter, Ext_Clock_Input }}\right)^{2}+\left(T_{\text {Aperture_ADC }}\right)^{2}} \tag{4}
\end{equation*}
$$

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input; a faster clock slew rate also improves the ADC aperture jitter.
The ADS54J66 has a thermal noise of approximately 72 dBFS and an internal aperture jitter of 120 fs .

### 8.1.4 ADC Test Pattern

The ADS54J66 provides several different options to output test patterns instead of the actual output data of the ADC in order to simplify bring up of the JESD204B digital interface link. The output data path is shown in Figure 143.


Figure 143. ADC Test Pattern

### 8.1.4.1 ADC Section

The ADC test pattern replaces the actual output data of the ADC. The following test patterns are available in register 74 h . In order to properly obtain the test pattern output, the interleaving correction must be disabled (6100h, address 18h) and DDC mode-8 must be selected (un-decimated output).
In un-decimated output (DDC mode-8), the device supports LMFS $=4421$ only. Available ADC test patterns are summarized in Table 74.

Table 74. ADC Test Pattern Settings

| BIT | NAME | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 7-4 | TEST PATTERN | 0000 | These bits provide the test pattern output on channels $A$ and $B$. <br> $0000=$ Normal operation using ADC output data <br> $0001=$ Outputs all 0s <br> $0010=$ Outputs all 1s <br> 0011 = Outputs toggle pattern: output data are an alternating <br> sequence of 101010101010 and 010101010101 <br> $0100=$ Output digital ramp: output data increment by one LSB <br> every clock cycle from code 0 to 16384 <br> $0110=$ Single pattern: output data are custom pattern 1 (75h and 76h) <br> 0111 = Double pattern: output data alternate between custom pattern 1 and custom pattern 2 <br> 1000 = Deskew pattern: output data are 2AAAh <br> 1001 = SYNC pattern: output data are 3FFFh |

### 8.1.4.2 Transport Layer Pattern

The transport layer maps the ADC output data into 8-bit octets and constructs the JESD204B frames using the LMFS parameters. Tail bits or Os are added when needed. Alternatively, the JESD204B long transport layer test pattern can be substituted as shown in Table 75.

Table 75. Transport Layer Test Mode

| BIT | NAME | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 4 | TESTMODE EN | 0 | This bit generates the long transport layer test pattern mode <br> according to clause 5.1.6.3 of the JESD204B specification. <br> $0=$ Test mode disabled <br> $1=$ Test mode enabled |

### 8.1.4.3 Link Layer Pattern

The link layer contains the scrambler and the 8b/10b encoding of any data passed on from the transport layer. Additionally, the link layer also handles the initial lane alignment sequence that can be manually restarted. The link layer test patterns are intended for testing the quality of the link (jitter testing and so forth). The test patterns do not pass through the 8b/10b encoder and contain the options shown in Table 76.

Table 76. Link Layer Test Mode

| BIT | NAME | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 7-5 | LINK LAYER TESTMODE | 000 | These bits generate the pattern according to clause 5.3.3.8.2 of the JESD204B document. <br> $000=$ Normal ADC data <br> $001=$ D21.5 (high-frequency jitter pattern) <br> $010=$ K28.5 (mixed-frequency jitter pattern) <br> 011 = Repeat initial lane alignment (generates a K28.5 character and repeats lane alignment sequences continuously) <br> $100=12$-octet RPAT jitter pattern |

Furthermore, a $2^{15}$ PRBS can be enabled by setting up a custom test pattern (AAAA) in the ADC section and running that through the $8 \mathrm{~b} / 10 \mathrm{~b}$ encoder with scrambling enabled.

### 8.2 Typical Application

The ADS54J66 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled dual receiver (dual FPGA with dual SYNC) is shown in Figure 144.


NOTE: GND = AGND and DGND are connected in the PCB layout.
Figure 144. Application Diagram for the ADS54J66

### 8.2.1 Design Requirements

By using the simple drive circuit of Figure 144 (when the amplifier drives the ADC) or Figure 51 (when transformers drive the ADC), uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.

### 8.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves the common-mode noise immunity and even-order harmonic rejection. A small resistor ( $5 \Omega$ to $10 \Omega$ ) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in Figure 144.

## Typical Application (continued)

### 8.2.3 Application Curves

Figure 145 and Figure 146 show the typical performance at 190 MHz and 230 MHz , respectively.


Figure 145. FFT for 190-MHz Input Signal


Figure 146. FFT for $\mathbf{2 3 0}-\mathrm{MHz}$ Input Signal

## 9 Power Supply Recommendations

The device requires a $1.9-\mathrm{V}$ nominal supply for DVDD, a $1.9-\mathrm{V}$ nominal supply for AVDD, and a $3-\mathrm{V}$ nominal supply for AVDD3V. There is no specific sequence for power-supply requirements during device power-up. AVDD, DVDD, and AVDD3V can power-up in any order.

## 10 Layout

### 10.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 147. A complete layout of the EVM is available at the ADS54J66 EVM folder. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as shown in the reference layout of Figure 147 as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 147 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a $0.1-\mu \mathrm{F}$ decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of $10-\mu \mathrm{F}, 1-\mu \mathrm{F}$, and $0.1-\mu \mathrm{F}$ capacitors can be kept close to the supply source.


### 10.2 Layout Example



Figure 147. ADS54J66EVM Layout

## 11 Device and Documentation Support

### 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect Tl's views; see TI's Terms of Use.

TI E2ETM Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.2 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.4 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS54J66IRMP | ACTIVE | VQFN | RMP | 72 | 168 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | AZ54J66 | Samples |
| ADS54J66IRMPT | ACTIVE | VQFN | RMP | 72 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | AZ54J66 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as " Pb -Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NON SOLDER MASK DEFINED (PREFERRED)


SOLDER MASK DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).


NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.


[^0]:    (1) Pulsing $=$ set the bit to 1 and then reset to 0 .

