Technical documentation

Design \& development

# ADC322x <br> Dual-Channel, 12-Bit, 25-MSPS to 125-MSPS, Analog-to-Digital Converters 

## 1 Features

- Dual channel
- 12-Bit resolution
- Single supply: 1.8 V
- Serial LVDS interface (SLVDS)
- Flexible input clock buffer with divide-by-1, -2, -4
- $\operatorname{SNR}=70.2 \mathrm{dBFS}, \mathrm{SFDR}=87 \mathrm{dBc}$ at $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$
- Ultra-low power consumption:
- $116 \mathrm{~mW} / \mathrm{Ch}$ at 125 MSPS
- Channel isolation: 105 dB
- Internal dither and chopper
- Support for multi-chip synchronization
- Pin-to-pin compatible with 14-Bit version
- Package: VQFN-48 ( $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ )


## 2 Applications

- Multi-carrier, multi-mode cellular base stations
- Radar and smart antenna arrays
- Munitions guidance
- Motor control feedback
- Network and vector analyzers
- Communications test equipment
- Nondestructive testing
- Microwave receivers
- Software-defined radios (SDRs)
- Quadrature and diversity radio receivers
- Handheld radio and instrumentation


## 3 Description

The ADC322x are a high-linearity, ultra-low power, dual-channel, 12-bit, 25-MSPS to 125-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design and the SYSREF input enables complete system synchronization. The ADC322x family supports serial low-voltage differential signaling (LVDS) in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. Optionally, a one-wire serial LVDS interface is available. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 12-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.

Package Information

| PART NUMBER | PACKAGE $^{(1)}$ | BODY SIZE (NOM) |
| :--- | :--- | :---: |
| ADC322x | VQFN (48) | $7.00 \mathrm{~mm} \times 7.00 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.


Performance at $f_{S}=125 \mathrm{MSPS}, \mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$
(SNR = 70.6 dBFS, SFDR $=100 \mathrm{dBc}$ )

## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description .....
4 Revision History ..... 2
5 Pin Configuration and Functions. .....  .4
6 Specifications ..... 6
6.1 Absolute Maximum Ratings. ..... 6
6.2 ESD Ratings ..... 6
6.3 Recommended Operating Conditions ${ }^{(2)}$ ..... 6
6.4 Thermal Information .....  7
6.5 Electrical Characteristics: General .....  7
6.6 Electrical Characteristics: ADC3221, ADC3222 ..... 8
6.7 Electrical Characteristics: ADC3223, ADC3224 ..... 8
6.8 AC Performance: ADC3221 ..... 9
6.9 AC Performance: ADC3222 ..... 11
6.10 AC Performance: ADC3223. ..... 13
6.11 AC Performance: ADC3224 ..... 15
6.12 Digital Characteristics ..... 17
6.13 Timing Requirements: General ..... 17
6.14 Timing Requirements: LVDS Output ..... 18
6.15 Typical Characteristics: ADC3221 ..... 19
6.16 Typical Characteristics: ADC3222 ..... 24
6.17 Typical Characteristics: ADC3223 ..... 30
6.18 Typical Characteristics: ADC3224 ..... 35
6.19 Typical Characteristics: Common ..... 40
6.20 Typical Characteristics: Contour. ..... 41
7 Parameter Measurement Information ..... 42
7.1 Timing Diagrams ..... 42
8 Detailed Description ..... 44
8.1 Overview. ..... 44
8.2 Functional Block Diagram ..... 44
8.3 Feature Description. ..... 45
8.4 Device Functional Modes. ..... 50
8.5 Programming. ..... 51
8.6 Register Maps ..... 55
9 Applications and Implementation ..... 66
9.1 Application Information ..... 66
9.2 Typical Applications ..... 67
9.3 Power Supply Recommendations ..... 69
9.4 Layout ..... 70
10 Device and Documentation Support ..... 71
10.1 Receiving Notification of Documentation Updates. ..... 71
10.2 Support Resources. ..... 71
10.3 Trademarks ..... 71
10.4 Electrostatic Discharge Caution ..... 71
10.5 Glossary ..... 71
11 Mechanical, Packaging, and Orderable
Information ..... 71

## 4 Revision History

Changes from Revision D (August 2019) to Revision E (June 2022) ..... Page

- Changed the device number from: ADC3241 to: ADC3221 and ADC3242 to: ADC3222 in Electrical Characteristics: ADC3221, ADC3222 ..... 8
- Changed the device number from: ADC3243 to: ADC3223 and ADC3244 to: ADC3224 in Electrical Characteristics: ADC3223, ADC3224 ..... 8
Changes from Revision C (July 2019) to Revision D (August 2019) ..... Page
- Deleted Graphs: Histogram, Integral Nonlinearity, and Differential Nonlinearity ..... 19
- Deleted Graphs: Histogram, Integral Nonlinearity, and Differential Nonlinearity ..... 24
- Deleted Graphs: Histogram, Integral Nonlinearity, and Differential Nonlinearity ..... 30
- Deleted Graphs: Histogram, Integral Nonlinearity, and Differential Nonlinearity ..... 35
Changes from Revision B (March 2016) to Revision C (July 2019) ..... Page
- Added text to the Description: Optionally, a one-wire serial LVDS interface is available. .....  1
- Changed the description of pin AVDD, DVDD, GND, and PDN pins in the Pin Functions table ..... 4
- Changed the condition statement for Electrical Characteristics: General .....  7
- Moved the location of Electrical Characteristics: General ..... 7
- Changed the parameter description of $\mathrm{E}_{\mathrm{G}(\mathrm{REF})}$ in Electrical Characteristics: General ..... 7
- Deleted $\mathrm{E}_{\mathrm{G}(\mathrm{CHAN})}$ from Electrical Characteristics: General ..... 7
- Changed the parameter description of $\alpha_{(E G C H A N)}$ in Electrical Characteristics: General ..... 7
- Changed the condition statement for Electrical Characteristics: ADC3221, ADC3222 ..... 8
- Changed ADC clock frequency (ADC3241) From: MAX = 125 MSPS To: MAX $=25$ MSPS in Electrical Characteristics: ADC3221, ADC3222 ..... 8
- Changed ADC clock frequency (ADC3242) From: MAX = 125 MSPS To: MAX $=50$ MSPS in Electrical Characteristics: ADC3221, ADC3222 ..... 8
TexasINSTRUMENTS
- Changed the condition statement for Electrical Characteristics: ADC3223, ADC3224 ..... 8
- Changed the condition statement for Electrical Characteristics: ADC3221 ..... 9
- Changed the condition statement for Electrical Characteristics: ADC3222 ..... 11
- Changed the condition statement for Electrical Characteristics: ADC3223 ..... 13
- Changed the condition statement for Electrical Characteristics: ADC3224 ..... 15
- Added Differential swing to DIGITAL INPUTS (SYSREFP, SYSREFM) ..... 17
- Deleted $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ from DIGITAL INPUTS (SYSREFP, SYSREFM) ..... 17
- added table note: SYSREF is internally biased to 0.9 V.to Digital Characteristics ..... 17
- Added Graphs: Histogram, Integral Nonlinearity, and Differential Nonlinearity ..... 19
- Added Graphs: Histogram, Integral Nonlinearity, and Differential Nonlinearity ..... 24
- Added Graphs: Histogram, Integral Nonlinearity, and Differential Nonlinearity ..... 30
- Added Graphs: Histogram, Integral Nonlinearity, and Differential Nonlinearity ..... 35
- Changed the Overview section ..... 44
- Added Using the SYSREF Input section. ..... 47
- Changed the Register Initialization through SPI section ..... 54
- Changed the Detailed Design Procedure section. ..... 67
Changes from Revision A (March 2015) to Revision B (March 2016) ..... Page
- Added Digital Inputs section to Digital Characteristics table ..... 17
- Updated Figure 6-19, Figure 6-20, Figure 6-23, Figure 6-24, Figure 6-25 and, Figure 6-26 ..... 19
- Updated Figure 6-50, Figure 6-53, Figure 6-54, Figure 6-55, and Figure 6-56 ..... 24
- Updated Figure 6-79, Figure 6-80, Figure 6-83, Figure 6-84, Figure 6-85, and Figure 6-86 ..... 30
- Updated Figure 6-109, Figure 6-110, Figure 6-113, Figure 6-114, Figure 6-115, and Figure 6-116 ..... 35
- Changed conditions of Figure 6-122 and Figure 6-124 ..... 40
- Changed Figure 7-2 ..... 42
- Changed SNR and Clock Jitter section: changed typical thermal noise value in description of and changed Figure 8-7 to reflect updated thermal noise value ..... 47
- Changed Table 8-1 ..... 48
- Changed Lane to Wire in Figure 8-8 ..... 49
- Changed Register Map Summary table: changed FLIP BITS to FLIP WIRE in register 04h, changed bit 7 in register 70Ah, and added register 13h ..... 55
- Changed Summary of Special Mode Registers section: changed title, moved section to correct location ..... 56
- Changed lane to wire in register 03h description ..... 56
- Changed register 04h: changed FLIP BITS to FLIP WIRE and changed description of bit 0 ..... 57
- Changed register OAh and OBh descriptions ..... 59
- Added register 13h ..... 60
- Changed register 70Ah to include the DIS CLK FILT register bit ..... 65
Changes from Revision * (July 2014) to Revision A (March 2015) ..... Page
- Released to Production Data ..... 1

Device Comparison Table

| INTERFACE | RESOLUTION (Bits) | 25 MSPS | 50 MSPS | 80 MSPS | 125 MSPS | 160 MSPS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial LVDS | 12 | ADC3221 | ADC3222 | ADC3223 | ADC3224 | - |
|  | 14 | ADC3241 | ADC3242 | ADC3243 | ADC3244 | - |
| JESD204B | 12 | - | ADC32J22 | ADC32J23 | ADC32J24 | ADC32J2x5 |
|  | 14 | - | ADC32J42 | ADC32J43 | ADC32J44 | ADC32J45 |

## 5 Pin Configuration and Functions



Figure 5-1. RGZ Package, 48-Pin VQFN
(Top View)
Table 5-1. Pin Functions

| PIN |  | I/O | DESCRIPTION |
| :--- | :---: | :---: | :--- |
| NAME | NO. |  |  |
| AVDD | $6,7,8,9,12,17,20$, <br> $25,28,29,30$ | I | Analog 1.8-V power supply, decoupled with capacitors. |
| CLKM | 18 | I | Negative differential clock input for the ADC |
| CLKP | 19 | I | Positive differential clock input for the ADC |
| DA0M | 48 | O | Negative serial LVDS output for channel A0 |
| DA0P | 47 | O | Positive serial LVDS output for channel A0 |
| DA1M | 46 | O | Negative serial LVDS output for channel A1 |

ADC3221, ADC3222, ADC3223, ADC3224
www.ti.com
Table 5-1. Pin Functions (continued)

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| DA1P | 45 | 0 | Positive serial LVDS output for channel A1 |
| DBOM | 40 | O | Negative serial LVDS output for channel B0 |
| DBOP | 39 | 0 | Positive serial LVDS output for channel B0 |
| DB1M | 38 | O | Negative serial LVDS output for channel B1 |
| DB1P | 37 | 0 | Positive serial LVDS output for channel B1 |
| DCLKM | 44 | 0 | Negative bit clock output |
| DCLKP | 43 | O | Positive bit clock output |
| DVDD | 2, 4, 33, 35 | 1 | Digital 1.8-V power supply, decoupled with capacitors. |
| FCLKM | 42 | 0 | Negative frame clock output |
| FCLKP | 41 | O | Positive frame clock output |
| GND | 1, 3, 5, 32, 34, 36 | 1 | Ground, 0 V. Connect to the printed circuit board (PCB) ground plane. PowerPAD ${ }^{\text {™ }}$ |
| INAM | 11 | 1 | Negative differential analog input for channel A |
| INAP | 10 | 1 | Positive differential analog input for channel A |
| INBM | 26 | 1 | Negative differential analog input for channel B |
| INBP | 27 | 1 | Positive differential analog input for channel B |
| PDN | 31 | 1 | Power-down control; active high. This pin may be configured through the SPI. This pin has an internal 150-k $\Omega$ pull-down resistor. |
| RESET | 21 | 1 | Hardware reset; active high. This pin has an internal 150-k $\Omega$ pull-down resistor. |
| SCLK | 13 | 1 | Serial interface clock input. This pin has an internal 150-k $\Omega$ pull-down resistor. |
| SDATA | 14 | 1 | Serial interface data input. This pin has an internal 150-k pull-down resistor. |
| SDOUT | 16 | 0 | Serial interface data output |
| SEN | 15 | 1 | Serial interface enable; active low. This pin has an internal 150-k $\Omega$ pull-up resistor to AVDD. |
| SYSREFM | 23 | 1 | Negative external SYSREF input |
| SYSREFP | 22 | 1 | Positive external SYSREF input |
| VCM | 24 | 0 | Common-mode voltage for analog inputs |

SBAS672E - JULY 2014 - REVISED JUNE 2022

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Analog supply voltage range, AVDD |  | -0.3 | 2.1 | V |
| Digital supply voltage range, DVDD |  | -0.3 | 2.1 | V |
| Voltage applied to input pins | INAP, INBP, INAM, INBM | -0.3 | min (1.9, AVDD + 0.3) | V |
|  | CLKP, CLKM | -0.3 | AVDD + 0.3 |  |
|  | SYSREFP, SYSREFM | -0.3 | AVDD + 0.3 |  |
|  | SCLK, SEN, SDATA, RESET, PDN | -0.3 | 3.9 |  |
| Temperature | Operating free-air, $T_{A}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating junction, $\mathrm{T}_{J}$ |  | 125 |  |
|  | Storage, $\mathrm{T}_{\text {stg }}$ | -65 | 150 |  |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {(ESD) }}$ Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | $\pm 2000$ | V |

(1) JEDEC document JEP155 states that $500-\mathrm{V}$ HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions ${ }^{(2)}$

over operating free-air temperature range (unless otherwise noted)

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| SUPPLIES |  |  |  |  |
| AVDD Analog supply voltage range | 1.7 | 1.8 | 1.9 | V |
| DVDD Digital supply voltage range | 1.7 | 1.8 | 1.9 | V |


(1) With the clock divider enabled by default for divide-by-1. Maximum sampling clock frequency for the divide-by-4 option is 500 MSPS.
(2) To reset the device for the first time after power-up, only use the RESET pin; see the Section 8.5.1.1 section.
(3) See Table 8-1 for details.

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | ADC322x | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | RGZ (VQFN) |  |
|  |  | 48 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 25.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 18.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {日JB }}$ | Junction-to-board thermal resistance | 3.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 0.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J B}$ | Junction-to-board characterization parameter | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | 0.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics: General

At maximum sampling rate, $50 \%$ clock duty cycle, $A V D D=D V D D=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  |  |  |  |  |
| Resolution |  | 12 |  |  | Bits |
| ANALOG INPUT |  |  |  |  |  |
| Differential input full-scale |  |  | 2.0 |  | $V_{\text {PP }}$ |
| $\mathrm{R}_{\text {IN }} \quad$ Input resistance | Differential at dc |  | 6.6 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }} \quad$ Input capacitance | Differential at dc |  | 3.7 |  | pF |
| V OC (VCM) VCM common-mode voltage output |  | 0.8 | 0.95 | 1.1 | V |
| VCM output current capability |  |  | 10 |  | mA |
| Input common-mode current | Per analog input pin |  | 1.5 |  | $\mu \mathrm{A} / \mathrm{MSPS}$ |
| Analog input bandwidth (3 dB) | $50-\Omega$ differential source driving $50-\Omega$ termination across INP and INM |  | 540 |  | MHz |
| DC ACCURACY |  |  |  |  |  |
| $\mathrm{E}_{\mathrm{O}} \quad$ Offset error |  | -25 |  | 25 | mV |
| $\mathrm{a}_{\mathrm{EO}} \quad$Temperature coefficient of offset <br> error |  |  | $\pm 0.024$ |  | $\mathrm{mV} / \mathrm{C}$ |
| $\mathrm{E}_{\mathrm{G}(\mathrm{REF})} \quad \begin{aligned} & \mathrm{E} \text { chanel } \\ & \text { channel }\end{aligned}$ |  | -2\% |  | 2\% |  |
| $\alpha_{\text {(EGCHAN) }}$ Temperature coefficient of overall <br> gain error |  |  | $\pm 0.008$ |  | $\Delta \% \mathrm{FS} /{ }^{\circ} \mathrm{C}$ |
| CHANNEL-TO-CHANNEL ISOLATION |  |  |  |  |  |
| Crosstalk ${ }^{(1)}$ | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 105 |  | dB |
|  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 105 |  |  |
|  | $\mathrm{f}_{\mathrm{IN}}=200 \mathrm{MHz}$ |  | 105 |  |  |
|  | $\mathrm{fiN}^{\text {I }}=230 \mathrm{MHz}$ |  | 105 |  |  |
|  | $\mathrm{fiN}_{\text {I }}=300 \mathrm{MHz}$ |  | 105 |  |  |

[^0]
### 6.6 Electrical Characteristics: ADC3221, ADC3222

At maximum sampling rate, $50 \%$ clock duty cycle, $\mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER | ADC3221 |  |  | ADC3222 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ADC clock frequency |  |  | 25 |  |  | 50 | MSPS |
| 1.8-V analog supply current |  | 31 | 71 |  | 39 | 81 | mA |
| 1.8-V digital supply current |  | 35 | 65 |  | 43 | 75 | mA |
| Total power dissipation |  | 118 | 205 |  | 147 | 245 | mW |
| Global power-down dissipation |  | 5 | 17 |  | 5 | 17 | mW |
| Standby power-down dissipation |  | 78 | 103 |  | 78 | 103 | mW |

### 6.7 Electrical Characteristics: ADC3223, ADC3224

At maximum sampling rate, $50 \%$ clock duty cycle, $A V D D=D V D D=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER | ADC3223 |  |  | ADC3224 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ADC clock frequency |  |  | 80 |  |  | 125 | MSPS |
| 1.8-V analog supply current |  | 50 | 91 |  | 65 | 106 | mA |
| 1.8-V digital supply current |  | 52 | 85 |  | 64 | 95 | mA |
| Total power dissipation |  | 183 | 285 |  | 233 | 325 | mW |
| Global power-down dissipation |  | 5 | 17 |  | 5 | 17 | mW |
| Standby power-down dissipation |  | 72 | 103 |  | 78 | 103 | mW |

### 6.8 AC Performance: ADC3221

At maximum sampling rate, $50 \%$ clock duty cycle, $\mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}$, and -1 -dBFS differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITIONS | ADC3221 (f $\mathrm{f}_{\mathrm{S}} \mathbf{2 5}$ MSPS) |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DITHER ON | DITHER OFF |  |  |  |
|  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| DYNAMIC AC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| SNR | Signal-to-noise ratio (from 1-MHz offset) |  | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.9 |  | 71.2 |  | dBFS |
|  |  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 68.5 | 70.8 |  | 71.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 70.6 |  | 70.9 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 70.3 |  | 70.6 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 69.7 |  | 69.9 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 68.8 |  | 69 |  |  |  |
|  | Signal-to-noise ratio (full Nyquist band) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.2 |  | 70.6 |  | dBFS |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ |  | 70.2 |  | 70.5 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 69.9 |  | 70.2 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 69.6 |  | 69.9 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 69.2 |  | 69.3 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 68.2 |  | 68.4 |  |  |  |
| NSD ${ }^{(1)}$ | Noise spectral density (averaged across Nyquist zone) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | -141.9 |  | -142.2 |  | dBFS/Hz |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ |  | -141.8-139.5 |  | -142.1 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | -141.6 |  | -141.9 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | -141.3 |  | -141.6 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | -140.7 |  | -140.9 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | -139.8 |  | -140.0 |  |  |  |
| SINAD ${ }^{(1)}$ | Signal-to-noise and distortion ratio | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.9 |  | 71.1 |  | dBFS |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 68.1 | 70.8 |  | 71 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 70.6 |  | 70.7 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 70.2 |  | 70.3 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 69.6 |  | 69.6 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 68.5 |  | 68.5 |  |  |  |
| $E N O B{ }^{(1)}$ | Effective number of bits | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 11.5 |  | 11.5 |  | Bits |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 11 | 11.5 |  | 11.5 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 11.4 |  | 11.5 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 11.4 |  | 11.4 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 11.3 |  | 11.3 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 11.1 |  | 11.1 |  |  |  |
| SFDR | Spurious-free dynamic range | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 96 |  | 88 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 82 | 93 |  | 89 |  |  |  |
|  |  | $\mathrm{fiN}^{\text {I }}=70 \mathrm{MHz}$ |  | 93 |  | 87 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 85 |  | 82 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 86 |  | 83 |  |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}$ |  | 81 |  | 80 |  |  |  |

### 6.8 AC Performance: ADC3221 (continued)

At maximum sampling rate, $50 \%$ clock duty cycle, $A V D D=\operatorname{DVDD}=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITIONS | ADC3221 (f $\mathrm{f}_{\mathrm{S}} \mathbf{2 5}$ MSPS) |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DITHER ON | DITHER OFF |  |  |  |
|  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| HD2 | Second-order harmonic distortion |  | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 106 |  | 97 |  | dBc |
|  |  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 82 | 102 |  | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 101 |  | 95 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 95 |  | 93 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 88 |  | 87 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 81 |  | 81 |  |  |  |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 96 |  | 88 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 82 | 93 |  | 92 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 93 |  | 87 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 85 |  | 82 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 87 |  | 83 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 82 |  | 80 |  |  |  |
| Non HD2, HD3 | Spurious-free dynamic range (excluding HD2, HD3) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 99 |  | 92 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 87 | 101 |  | 91 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 99 |  | 93 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 98 |  | 92 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 99 |  | 92 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 97 |  | 93 |  |  |  |
| THD | Total harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 94 |  | 85 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 80 | 92 |  | 85 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 91 |  | 85 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 86 |  | 82 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 84 |  | 81 |  |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}$ |  | 78 |  | 77 |  |  |  |
| IMD3 | Two-tone, third-order intermodulation distortion | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=45 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz} \end{aligned}$ |  | -95 |  | -94 |  | dBFS |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz} \end{aligned}$ |  | -90 |  | -89 |  |  |  |

(1) Reported from a 1-MHz offset.

### 6.9 AC Performance: ADC3222

At maximum sampling rate, $50 \%$ clock duty cycle, $A V D D=\operatorname{DVDD}=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).


### 6.9 AC Performance: ADC3222 (continued)

At maximum sampling rate, $50 \%$ clock duty cycle, $A V D D=\operatorname{DVDD}=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITIONS | ADC3222 (f $\mathrm{f}_{\mathrm{S}} \mathbf{5 0}$ MSPS) |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DITHER ON | DITHER OFF |  |  |  |
|  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| HD2 | Second-order harmonic distortion |  | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 103 |  | 97 |  | dBc |
|  |  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 82 | 100 |  | 94 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 97 |  | 94 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 94 |  | 93 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 89 |  | 89 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 83 |  | 83 |  |  |  |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 89 |  | 96 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 82 | 94 |  | 95 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 95 |  | 93 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 88 |  | 86 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 85 |  | 83 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 83 |  | 81 |  |  |  |
| Non HD2, HD3 | Spurious-free dynamic range (excluding HD2, HD3) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 99 |  | 95 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 87 | 101 |  | 93 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 99 |  | 94 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 100 |  | 94 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 99 |  | 93 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 97 |  | 93 |  |  |  |
| THD | Total harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 89 |  | 89 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=20 \mathrm{MHz}$ | 80 | 93 |  | 87 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 92 |  | 88 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 90 |  | 86 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 83 |  | 81 |  |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}$ |  | 80 |  | 78 |  |  |  |
| IMD3 | Two-tone, third-order intermodulation distortion | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=45 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz} \end{aligned}$ |  | -95 |  | -92 |  | dBFS |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz} \end{aligned}$ |  | -92 |  | -92 |  |  |  |

(1) Reported from a 1-MHz offset.

### 6.10 AC Performance: ADC3223

At maximum sampling rate, $50 \%$ clock duty cycle, $\mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITIONS | ADC3223 ( $\mathrm{f}_{\mathrm{S}}=80 \mathrm{MSPS}$ ) |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DITHER ON | DITHER OFF |  |  |  |
|  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| DYNAMIC AC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| SNR | Signal-to-noise ratio (from 1-MHz offset) |  | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.7 |  | 70.9 |  | dBFS |
|  |  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 68.5 | 70.6 |  | 70.8 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 70.5 |  | 70.7 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 70.1 |  | 70.3 |  |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}$ |  | 69.7 |  | 69.9 |  |  |  |
|  | Signal-to-noise ratio (full Nyquist band) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.3 |  | 70.5 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 70.2 |  | 70.5 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 70.1 |  | 70.4 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 69.7 |  | 69.9 |  |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}$ |  | 69.4 |  | 69.6 |  |  |  |
| NSD ${ }^{(1)}$ | Noise spectral density (averaged across Nyquist zone) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | -146.7 |  | -146.9 |  | dBFS/Hz |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | -146.6-144.5 |  | -146.8 |  |  |  |
|  |  | $\mathrm{fiN}^{\text {I }}=100 \mathrm{MHz}$ |  | -146.5 |  | -146.7 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | -146.1 |  | -146.3 |  |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}$ |  | -145.7 |  | -145.9 |  |  |  |
| SINAD ${ }^{(1)}$ | Signal-to-noise and distortion ratio | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.7 |  | 70.9 |  | dBFS |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 68.1 | 70.6 |  | 70.8 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 70.5 |  | 70.6 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 70 |  | 70.2 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 69.5 |  | 69.6 |  |  |  |
| ENOB ${ }^{(1)}$ | Effective number of bits | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 11.4 |  | 11.5 |  | Bits |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 11.02 | 11.4 |  | 11.5 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 11.4 |  | 11.4 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 11.3 |  | 11.4 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 11.3 |  | 11.3 |  |  |  |
| SFDR | Spurious-free dynamic range | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 88 |  | 95 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 82 | 94 |  | 93 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 93 |  | 92 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 88 |  | 87 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 85 |  | 84 |  |  |  |

### 6.10 AC Performance: ADC3223 (continued)

At maximum sampling rate, $50 \%$ clock duty cycle, $A V D D=\operatorname{DVDD}=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITIONS | ADC3223 ( $\mathrm{f}_{\mathrm{S}}=80 \mathrm{MSPS}$ ) |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DITHER ON | DITHER OFF |  |  |  |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| HD2 | Second-order harmonic distortion |  | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 104 |  |  | 99 |  | dBc |
|  |  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 82 | 95 |  |  | 94 |  |  |
|  |  | $\mathrm{ff}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 95 |  |  | 93 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 88 |  |  | 87 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 85 |  |  | 85 |  |  |  |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 89 |  |  | 95 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 82 | 94 |  |  | 94 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 95 |  |  | 96 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 93 |  |  | 90 |  |  |  |
|  |  | $\mathrm{ffin}=230 \mathrm{MHz}$ |  | 89 |  |  | 85 |  |  |  |
| NonHD2, HD3 | Spurious-free dynamic range (excluding HD2, HD3) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 94 |  |  | 93 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 87 | 100 |  |  | 95 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 99 |  |  | 96 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 99 |  |  | 95 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 98 |  |  | 95 |  |  |  |
| THD | Total harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 88 |  |  | 91 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 79.5 | 91 |  |  | 89 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 91 |  |  | 88 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 86 |  |  | 84 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 83 |  |  | 81 |  |  |  |
| IMD3 | Two-tone, third-order intermodulation distortion | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=45 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz} \end{aligned}$ |  | -94 |  |  | -94 |  | dBFS |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz} \end{aligned}$ |  | -92 |  |  | -90 |  |  |  |

(1) Reported from a 1-MHz offset.

### 6.11 AC Performance: ADC3224

At maximum sampling rate, $50 \%$ clock duty cycle, $\mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}$, and -1 -dBFS differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITIONS | ADC3224 ( $\mathrm{f}_{\mathrm{S}}=125 \mathrm{MSPS}$ ) |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DITHER ON | DITHER OFF |  |  |  |
|  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| DYNAMIC AC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| SNR | Signal-to-noise ratio (from 1-MHz offset) |  | $\mathrm{f}_{\mathrm{N}}=10 \mathrm{MHz}$ |  | 70.5 |  | 70.8 |  | dBFS |
|  |  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 68.5 | 70.4 |  | 70.7 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 70.3 |  | 70.6 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 69.9 |  | 70.2 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 69.4 |  | 69.8 |  |  |  |
|  | Signal-to-noise ratio (full Nyquist band) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 70.3 |  | 70.6 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ |  | 70.2 |  | 70.5 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 70.2 |  | 70.4 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 69.7 |  | 70.0 |  |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}$ |  | 69.2 |  | 69.6 |  |  |  |
| NSD ${ }^{(1)}$ | Noise spectral density (averaged across Nyquist zone) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | -148.5 |  | -148.8 |  |  | dBFS/Hz |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | -148.4 -146.5 |  | -148.7 |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ | -148.3 |  | -148.6 |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ | -147.9 |  | -148.2 |  |  |  |  |
|  |  | $\mathrm{fiN}_{\text {IN }}=230 \mathrm{MHz}$ | -147.4 |  | -147.8 |  |  |  |  |
| SINAD ${ }^{(1)}$ | Signal-to-noise and distortion ratio | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 70.5 |  | 70.6 |  |  | dBFS |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 68 | 70.4 |  | 70.6 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ | $70.2$ |  | $70.3$ |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ | 69.7 |  | 69.9 |  |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 69.2 |  | 69.5 |  |  |  |  |
| ENOB ${ }^{(1)}$ | Effective number of bits | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 11.4 |  | 11.4 |  |  | Bits |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 11 | $11.4$ | 11.4 |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ | 11.4 |  | 11.4 |  |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=170 \mathrm{MHz}$ | 11.3 |  | 11.3 |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 11.2 |  | 11.2 |  |  |  |  |
| SFDR | Spurious-free dynamic range | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ | 93 |  | 87 |  |  | dBc |  |
|  |  | $\mathrm{fin}^{\text {a }}=70 \mathrm{MHz}$ | 82 | 95 |  | 89 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ | 89 |  | 86 |  |  |  |  |
|  |  | $\mathrm{fiN}=170 \mathrm{MHz}$ | 86 |  | 85 |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ | 83 |  | 83 |  |  |  |  |

### 6.11 AC Performance: ADC3224 (continued)

At maximum sampling rate, $50 \%$ clock duty cycle, $A V D D=D V D D=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input. Typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$. Minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITIONS | ADC3224 (fs $=125 \mathrm{MSPS}$ ) |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DITHER ON | DITHER OFF |  |  |  |
|  |  | MIN | TYP MAX | MIN | TYP | MAX |  |
| HD2 | Second-order harmonic distortion |  | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 96 |  | 96 |  | dBc |
|  |  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 84 | 96 |  | 96 |  |  |
|  |  | $\mathrm{ffin}=100 \mathrm{MHz}$ |  | 91 |  | 91 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 86 |  | 85 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 83 |  | 83 |  |  |  |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 94 |  | 87 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 82 | 95 |  | 89 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 91 |  | 86 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 96 |  | 89 |  |  |  |
|  |  | $\mathrm{fiN}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 88 |  | 85 |  |  |  |
| Non HD2, HD3 | Spurious-free dynamic range (excluding HD2, HD3) | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 99 |  | 96 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 87 | 99 |  | 95 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 99 |  | 95 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 99 |  | 92 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 97 |  | 92 |  |  |  |
| THD | Total harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=10 \mathrm{MHz}$ |  | 91 |  | 85 |  | dBc |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}$ | 80 | 91 |  | 86 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ |  | 87 |  | 83 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}$ |  | 85 |  | 82 |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=230 \mathrm{MHz}$ |  | 82 |  | 80 |  |  |  |
| IMD3 | Two-tone, third-order intermodulation distortion | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=45 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz} \end{aligned}$ |  | -96 |  | -95 |  | dBFS |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz} \end{aligned}$ |  | -92 |  | -88 |  |  |  |

(1) Reported from a 1-MHz offset.

### 6.12 Digital Characteristics

the dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or $1 ;$ AVDD $=$ DVDD $=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (RESET, SCLK, SDATA, SEN, PDN) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | All digital inputs support 1.8-V and 3.3-V CMOS logic levels | 1.3 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | All digital inputs support $1.8-\mathrm{V}$ and 3.3-V CMOS logic levels |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current | $\begin{aligned} & \text { RESET, SDATA, SCLK, } \\ & \text { PDN } \end{aligned}$ | $\mathrm{V}_{\mathrm{HIGH}}=1.8 \mathrm{~V}$ |  | 10 |  | $\mu \mathrm{A}$ |
|  |  | SEN ${ }^{(1)}$ | $\mathrm{V}_{\text {HIGH }}=1.8 \mathrm{~V}$ |  | 0 |  |  |
| $\mathrm{I}_{\text {IL }}$ | Low-level input current | RESET, SDATA, SCLK, PDN | $\mathrm{V}_{\text {LOW }}=0 \mathrm{~V}$ |  | 0 |  | $\mu \mathrm{A}$ |
|  |  | SEN | $\mathrm{V}_{\text {Low }}=0 \mathrm{~V}$ |  | 10 |  |  |
| DIGITAL INPUTS (SYSREFP, SYSREFM) |  |  |  |  |  |  |  |
| Differential swing |  |  |  | 0.2 | 0.8 | 1 | V |
| Common-mode voltage for SYSREF ${ }^{(2)}$ |  |  |  |  | 0.9 |  | V |
| DIGITAL OUTPUTS, CMOS INTERFACE (SDOUT) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | DVDD - 0.1 | DVDD |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage |  |  |  | 0 | 0.1 | V |
| DIGITAL OUTPUTS, LVDS INTERFACE |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ODH }}$ | High-level output differential voltage |  | With an external $100-\Omega$ termination | 280 | 350 | 460 | mV |
| $\mathrm{V}_{\text {ODL }}$ | Low-level output differential voltage |  | With an external $100-\Omega$ termination | -460 | -350 | -280 | mV |
| $\mathrm{V}_{\text {Oсм }}$ | Output common-mode voltage |  |  |  | 1.05 |  | V |

(1) SEN has an internal $150-\mathrm{k} \Omega$ pull-up resistor to AVDD. SPI pins (SEN, SCLK, SDATA) can be driven by 1.8-V or 3.3-V CMOS buffers.
(2) SYSREF is internally biased to 0.9 V .

### 6.13 Timing Requirements: General

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}$, and $-1-\mathrm{dBFS}$ differential input (unless otherwise noted); minimum and maximum values are across the full temperature range: $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$

|  |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{A}}$ | Aperture delay |  | 1.24 | 1.44 | 1.64 | ns |
| Aperture delay matching between two channels of the same device |  |  |  | $\pm 70$ |  | ps |
| Aperture delay variation between two devices at same temperature and supply voltage |  |  |  | $\pm 150$ |  | ps |
| $\mathrm{t}_{J} \quad$ Aperture jitter |  |  |  | 130 |  | $\mathrm{fs}_{\mathrm{S}} \mathrm{rms}$ |
| Wake-up time |  | Time to valid data after exiting standby power-down mode |  | 35 | 65 | $\mu \mathrm{s}$ |
|  |  | Time to valid data after exiting global power-down mode (in this mode, both channels power down) |  | 85 | 140 |  |
| ADC latency ${ }^{(1)}$ |  | 2-wire mode (default) |  | 9 |  | Clock cycles |
|  |  | 1-wire mode |  | 8 |  |  |
| $\mathrm{t}_{\text {SU_SYSREF }}$ | SYSREF reference time | Setup time for SYSREF referenced to input clock rising edge | 1000 |  |  | ps |
| $\mathrm{t}_{\text {__S }}$ SYSREF |  | Hold time for SYSREF referenced to input clock rising edge | 100 |  |  |  |

(1) Overall latency $=$ ADC latency $+t_{\text {PDI }}$ (see Figure 7-4)

### 6.14 Timing Requirements: LVDS Output

typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}$, and -1 -dBFS differential input, 6 x serialization (2-wire mode), C COAD $=3.3 \mathrm{pF}^{(2)}$, and $\mathrm{R}_{\text {LOAD }}=100 \Omega^{(3)}$ (unless otherwise noted); minimum and maximum values are across the full temperature range: $\mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}^{(4)(1)}$

|  |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {SU }}$ | Data setup time: data valid to zero-crossing of differential output clock (CLKOUTP CLKOUTM) ${ }^{(5)}$ |  | 0.43 | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | Data hold time: zero-crossing of differential output clock (CLKOUTP - CLKOUTM) to data becoming invalid ${ }^{(5)}$ |  | 0.48 | 0.58 |  | ns |
| $t_{\text {PDI }}$ | Clock propagation delay: input clock falling edge cross-over to frame clock rising edge cross-over <br> (15 MSPS < sampling frequency < 125 MSPS) | 1-wire mode | 2.7 | 4.5 | 6.5 | ns |
|  |  | 2-wire mode | $0.44 \times \mathrm{t}_{\mathrm{S}}+\mathrm{t}_{\text {DELAY }}$ |  |  |  |
| $t_{\text {DELAY }}$ | Delay time |  | 3 | 4.5 | 5.9 | ns |
|  | LVDS bit clock duty cycle: duty cycle of differential clock (CLKOUTP - CLKOUTM) |  |  | 49\% |  |  |
| $\mathrm{t}_{\text {FALL }}$, <br> $t_{\text {RISE }}$ | Data fall time, data rise time: rise time measured from -100 mV to 100 mV , 15 MSPS $\leq$ Sampling frequency $\leq 125$ MSPS |  |  | 0.11 |  | ns |
| $t_{\text {CLKRISE }}$ $t_{\text {CLKFALL }}$ | Output clock rise time, output clock fall time: rise time measured from -100 mV to 100 mV , 10 MSPS $\leq$ Sampling frequency $\leq 125$ MSPS |  |  | 0.11 |  | ns |

(1) Timing parameters are specified by design and characterization and are not tested in production.
(2) $\mathrm{C}_{\text {LOAD }}$ is the effective external single-ended load capacitance between each output pin and ground.
(3) R ROAD is the differential load resistance between the LVDS output pair.
(4) Measurements are done with a transmission line of a $100-\Omega$ characteristic impedance between the device and load. Setup and hold time specifications take into account the effect of jitter on the output data and clock.
(5) Data valid refers to a logic high of 100 mV and a logic low of -100 mV .

Table 6-1. LVDS Timing at Lower Sampling Frequencies: 6X Serialization (2-Wire Mode)

| SAMPLING FREQUENCY (MSPS) | SETUP TIME ( $\mathrm{t}_{\text {su }}, \mathrm{ns}$ ) |  |  | $\begin{aligned} & \text { HOLD TIME } \\ & \left(\mathbf{t}_{\mathrm{HO}}, \mathrm{~ns}\right) \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |
| 25 | 2.61 | 3.06 |  | 2.75 | 3.12 |  |
| 40 | 1.69 | 1.9 |  | 1.8 | 1.98 |  |
| 60 | 1.11 | 1.23 |  | 1.18 | 1.31 |  |
| 80 | 0.81 | 0.89 |  | 0.88 | 0.97 |  |
| 100 | 0.6 | 0.68 |  | 0.68 | 0.77 |  |

Table 6-2. LVDS Timings at Lower Sampling Frequencies: 12X Serialization (1-Wire Mode)

| SAMPLING FREQUENCY (MSPS) | $\begin{aligned} & \text { SETUP TIME } \\ & \text { ( } \left.\mathrm{t}_{\text {Su }}, \mathrm{ns}\right) \end{aligned}$ |  |  | $\begin{aligned} & \text { HOLD TIME } \\ & \text { (t+ } \left.{ }^{\text {HO}}, \mathrm{ns}\right) \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |
| 25 | 1.3 | 1.48 |  | 1.32 | 1.57 |  |
| 40 | 0.76 | 0.88 |  | 0.79 | 0.97 |  |
| 50 | 0.57 | 0.68 |  | 0.61 | 0.77 |  |
| 60 | 0.42 | 0.55 |  | 0.45 | 0.62 |  |
| 70 | 0.35 | 0.44 |  | 0.4 | 0.51 |  |
| 80 | 0.26 | 0.35 |  | 0.35 | 0.43 |  |

### 6.15 Typical Characteristics: ADC3221

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=25 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


SFDR $=95.2 \mathrm{dBc}, \mathrm{SNR}=71.2 \mathrm{dBFS}, \mathrm{SINAD}=71.2 \mathrm{dBFS}$, $\mathrm{THD}=94.1 \mathrm{dBc}, \mathrm{HD} 2=106.0 \mathrm{dBc}, \mathrm{HD} 3=95.2 \mathrm{dBc}$
Figure 6-1. FFT for 10-MHz Input Signal (Dither On)


SFDR $=91.6 \mathrm{dBc}, \mathrm{SNR}=71.1 \mathrm{dBFS}, \mathrm{SINAD}=71.1 \mathrm{dBFS}$, $\mathrm{THD}=91 \mathrm{dBc}, \mathrm{HD} 2=105.3 \mathrm{dBc}, \mathrm{HD} 3=91.6 \mathrm{dBc}$

Figure 6-3. FFT for 70-MHz Input Signal (Dither On)


SFDR $=86.8 \mathrm{dBc}, \mathrm{SNR}=70.2 \mathrm{dBFS}, \mathrm{SINAD}=70.1 \mathrm{dBFS}$, THD $=84.8 \mathrm{dBc}, \mathrm{HD} 2=89.9 \mathrm{dBc}, \mathrm{HD} 3=86.8 \mathrm{dBc}$

Figure 6-5. FFT for 170-MHz Input Signal (Dither On)


SFDR $=90.4 \mathrm{dBc}, \mathrm{SNR}=71.6 \mathrm{dBFS}, \mathrm{SINAD}=71.5 \mathrm{dBFS}$, $\mathrm{THD}=88.6 \mathrm{dBc}, \mathrm{HD} 2=90.4 \mathrm{dBc}, \mathrm{HD} 3=105.5 \mathrm{dBc}$
Figure 6-2. FFT for $\mathbf{1 0 - M H z}$ Input Signal (Dither Off)


SFDR $=90.6 \mathrm{dBc}$, SNR $=71.4 \mathrm{dBFS}, \mathrm{SINAD}=71.3 \mathrm{dBFS}$, $\mathrm{THD}=88.4 \mathrm{dBc}, \mathrm{HD} 2=90.6 \mathrm{dBc}, \mathrm{HD} 3=101.1 \mathrm{dBc}$

Figure 6-4. FFT for 70-MHz Input Signal (Dither Off)


SFDR $=88.2 \mathrm{dBc}, \mathrm{SNR}=70.5 \mathrm{dBFS}, \mathrm{SINAD}=70.4 \mathrm{dBFS}$, THD $=85.7 \mathrm{dBc}, \mathrm{HD} 2=88.2 \mathrm{dBc}, \mathrm{HD} 3=92.3 \mathrm{dBc}$

Figure 6-6. FFT for 170-MHz Input Signal (Dither Off)

### 6.15 Typical Characteristics: ADC3221 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=25 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


SFDR $=75.7 \mathrm{dBc}, \mathrm{SNR}=68.6 \mathrm{dBFS}, \mathrm{SINAD}=67.8 \mathrm{dBFS}$, THD $=74.9 \mathrm{dBc}, \mathrm{HD} 2=75.7 \mathrm{dBc}, \mathrm{HD} 3=82.8 \mathrm{dBc}$
Figure 6-7. FFT for 270-MHz Input Signal (Dither On)


SFDR $=68.2 \mathrm{dBc}, \mathrm{SNR}=66.6 \mathrm{dBFS}, \mathrm{SINAD}=66.6 \mathrm{dBFS}$, THD $=92.7 \mathrm{dBc}, \mathrm{HD} 2=68.2 \mathrm{dBc}, \mathrm{HD} 3=87.8 \mathrm{dBc}$

Figure 6-9. FFT for $\mathbf{4 5 0 - M H z}$ Input Signal (Dither On)

$\mathrm{f}_{\mathrm{IN} 1}=46 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz}, \mathrm{IMD3}=84 \mathrm{dBFS}$, each tone at
-7 dBFS
Figure 6-11. FFT for Two-Tone Input Signal ( $\mathbf{- 7} \mathbf{d B F S}$ at 46 MHz and 50 MHz )


$$
\text { SFDR }=75.3 \mathrm{dBc}, \mathrm{SNR}=68.7 \mathrm{dBFS}, \mathrm{SINAD}=67.7 \mathrm{dBFS},
$$

$$
\mathrm{THD}=73.8 \mathrm{dBc}, \mathrm{HD} 2=75.3 \mathrm{dBc}, \mathrm{HD} 3=79.8 \mathrm{dBc}
$$

Figure 6-8. FFT for $\mathbf{2 7 0 - M H z}$ Input Signal (Dither Off)


$$
\text { SFDR }=68.2 \mathrm{dBc}, \mathrm{SNR}=66.5 \mathrm{dBFS}, \mathrm{SINAD}=66.5 \mathrm{dBFS},
$$

$$
\mathrm{THD}=87.1 \mathrm{dBc}, \mathrm{HD} 2=68.2 \mathrm{dBc}, \mathrm{HD} 3=92.7 \mathrm{dBc}
$$

Figure 6-10. FFT for $\mathbf{4 5 0 - M H z}$ Input Signal (Dither Off)

$\mathrm{f}_{\mathrm{IN} 1}=46 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz}, \mathrm{IMD3}=105 \mathrm{dBFS}$, each tone at
-36 dBFS
Figure 6-12. FFT for Two-Tone Input Signal ( -36 dBFS at 46 MHz and 50 MHz )

### 6.15 Typical Characteristics: ADC3221 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=25 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-13. FFT for Two-Tone Input Signal (-7 dBFS at 185 MHz and 190 MHz )


Figure 6-15. Intermodulation Distortion vs Input Amplitude (46 MHz and 50 MHz )


Figure 6-17. Signal-to-Noise Ratio vs Input Frequency

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \mathrm{IMD} 3=105 \mathrm{dBFS}$, each tone at -36 dBFS
Figure 6-14. FFT for Two-Tone Input Signal (-36 dBFS at 185 $\mathbf{M H z}$ and 190 MHz )


Figure 6-16. Intermodulation Distortion vs Input Amplitude (185 $\mathbf{M H z}$ and $190 \mathbf{~ M H z}$ )


Figure 6-18. Spurious-Free Dynamic Range vs Input Frequency

### 6.15 Typical Characteristics: ADC3221 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=25 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-19. Performance vs Input Amplitude (30 MHz)


Figure 6-21. Performance vs Input Common-Mode Voltage (30 MHz)


Figure 6-23. Spurious-Free Dynamic Range vs AVDD Supply and Temperature ( $\mathbf{3 0} \mathbf{~ M H z}$ )


Figure 6-20. Performance vs Input Amplitude ( 170 MHz )


Figure 6-22. Performance vs Input Common-Mode Voltage (170 MHz)


Figure 6-24. Signal-to-Noise Ratio vs AVDD Supply and Temperature ( $\mathbf{3 0} \mathbf{~ M H z}$ )

### 6.15 Typical Characteristics: ADC3221 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=25 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-25. Spurious-Free Dynamic Range vs DVDD Supply and Temperature ( 30 MHz )


Figure 6-27. Performance vs Differential Clock Amplitude (40 MHz)


Figure 6-29. Performance vs Clock Duty Cycle ( 30 MHz )


Figure 6-26. Signal-to-Noise Ratio vs DVDD Supply and Temperature ( $\mathbf{3 0} \mathbf{~ M H z )}$


Figure 6-28. Performance vs Differential Clock Amplitude (150 MHz)


Figure 6-30. Performance vs Clock Duty Cycle ( 150 MHz )

### 6.16 Typical Characteristics: ADC3222

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=50 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


SFDR $=88.5 \mathrm{dBc}$, SFDR $=99.8 \mathrm{dBc}$ (non 23), SNR $=71.1$ dBFS, SINAD $=71 \mathrm{dBFS}, \mathrm{THD}=88.1 \mathrm{dBc}, \mathrm{HD} 2=109.9 \mathrm{dBc}$, HD3 $=88.5 \mathrm{dBc}$
Figure 6-31. FFT for $\mathbf{1 0 - M H z}$ Input Signal (Dither On)


SFDR $=101.6 \mathrm{dBc}$, SFDR $=100.3 \mathrm{dBc}($ non 23 $), \mathrm{SNR}=70.9$ dBFS, SINAD $=70.9 \mathrm{dBFS}, \mathrm{THD}=98.1 \mathrm{dBc}$, HD2 $=106.6$ $\mathrm{dBc}, \mathrm{HD} 3=101.6 \mathrm{dBc}$

Figure 6-33. FFT for 70-MHz Input Signal (Dither On)


SFDR $=84.6 \mathrm{dBc}$, SFDR $=96.1 \mathrm{dBc}$ (non 23), $\mathrm{SNR}=71.4$ dBFS, SINAD $=71.1 \mathrm{dBFS}, \mathrm{THD}=83.2 \mathrm{dBc}, \mathrm{HD2}=91.6 \mathrm{dBc}$, HD3 $=84.6 \mathrm{dBc}$
Figure 6-32. FFT for $\mathbf{1 0}^{\mathbf{0}} \mathbf{- M H z}$ Input Signal (Dither Off)


SFDR $=90.2 \mathrm{dBc}$, SFDR $=94.7 \mathrm{dBc}$ (non 23), $\mathrm{SNR}=71.2$ dBFS, SINAD $=71.1 \mathrm{dBFS}, \mathrm{THD}=86.7 \mathrm{dBc}, \mathrm{HD} 2=90.6 \mathrm{dBc}$, $\mathrm{HD} 3=90.2 \mathrm{dBc}$

Figure 6-34. FFT for 70-MHz Input Signal (Dither Off)

### 6.16 Typical Characteristics: ADC3222 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=50 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


SFDR $=85.9 \mathrm{dBc}$, SFDR $=99.1 \mathrm{dBc}$ (non 23), $\mathrm{SNR}=70.4$ dBFS, SINAD $=70.2 \mathrm{dBFS}$, THD $=84.8 \mathrm{dBc}$, HD2 $=92.7 \mathrm{dBc}$, HD3 $=85.9 \mathrm{dBc}$
Figure 6-35. FFT for 170-MHz Input Signal (Dither On)


SFDR $=74.7 \mathrm{dBc}$, SFDR $=95.2 \mathrm{dBc}$ (non 23), $\mathrm{SNR}=69.2$ $\mathrm{dBFS}, \mathrm{SINAD}=68.1 \mathrm{dBFS}, \mathrm{THD}=73.7 \mathrm{dBc}, \mathrm{HD} 2=74.7 \mathrm{dBc}$, HD3 $=80.9 \mathrm{dBc}$

Figure 6-37. FFT for 270-MHz Input Signal (Dither On)


SFDR $=68.2 \mathrm{dBc}, \mathrm{SNR}=67.4 \mathrm{dBFS}, \mathrm{SINAD}=67.3 \mathrm{dBFS}$, THD $=86.4 \mathrm{dBc}, \mathrm{HD} 2=68.2 \mathrm{dBc}, \mathrm{HD} 3=87.3 \mathrm{dBc}$

Figure 6-39. FFT for 450-MHz Input Signal (Dither On)


SFDR $=89.3 \mathrm{dBc}, \mathrm{SFDR}=93 \mathrm{dBc}($ non 23 $), \mathrm{SNR}=70.7$ dBFS, SINAD $=70.6 \mathrm{dBFS}, \mathrm{THD}=85.8 \mathrm{dBc}, \mathrm{HD2}=89.3 \mathrm{dBc}$, HD3 $=111.9 \mathrm{dBc}$
Figure 6-36. FFT for 170-MHz Input Signal (Dither Off)


SFDR $=74.5 \mathrm{dBc}$, SFDR $=91.1 \mathrm{dBc}$ (non 23), $\mathrm{SNR}=69.4$ $\mathrm{dBFS}, \mathrm{SINAD}=68.1 \mathrm{dBFS}, \mathrm{THD}=72.9 \mathrm{dBc}, \mathrm{HD} 2=74.5 \mathrm{dBc}$, $\mathrm{HD} 3=78.2 \mathrm{dBc}$

Figure 6-38. FFT for 270-MHz Input Signal (Dither Off)


SFDR $=68.1 \mathrm{dBc}$, SNR $=67.7 \mathrm{dBFS}$, SINAD $=67.6 \mathrm{dBFS}$, $\mathrm{THD}=86.6 \mathrm{dBc}, \mathrm{HD} 2=68.1 \mathrm{dBc}, \mathrm{HD} 3=87.3 \mathrm{dBc}$
Figure 6-40. FFT for 450-MHz Input Signal (Dither Off)

### 6.16 Typical Characteristics: ADC3222 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=50 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).

$\mathrm{f}_{\mathrm{IN} 1}=46 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz}, \mathrm{IMD} 3=85.4 \mathrm{dBFS}$, each tone at $-7 \mathrm{dBFS}$
Figure 6-41. FFT for Two-Tone Input Signal ( -7 dBFS at 46 MHz and 50 MHz )


$$
\begin{gathered}
\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \mathrm{IMD} 3=95 \mathrm{dBFS} \text {, each tone } \\
\text { at }-7 \mathrm{dBFS}
\end{gathered}
$$

Figure 6-43. FFT for Two-Tone Input Signal (-7 dBFS at 185 MHz and 190 MHz )


Figure 6-45. Intermodulation Distortion vs Input Amplitude (46 $\mathbf{M H z}$ and 50 MHz )

$\mathrm{f}_{\mathrm{IN} 1}=46 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz}, \mathrm{IMD} 3=103 \mathrm{dBFS}$, each tone at

$$
-36 \mathrm{dBFS}
$$

Figure 6-42. FFT for Two-Tone Input Signal (-36 dBFS at $\mathbf{4 6} \mathbf{~ M H z}$ and 50 MHz )

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \operatorname{IMD} 3=105 \mathrm{dBFS}$, each tone at -36 dBFS
Figure 6-44. FFT for Two-Tone Input Signal (-36 dBFS at 185 $\mathbf{M H z}$ and 190 MHz )


Figure 6-46. Intermodulation Distortion vs Input Amplitude (185 MHz and 190 MHz)

### 6.16 Typical Characteristics: ADC3222 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=50 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-47. Signal-to-Noise Ratio vs Input Frequency


Figure 6-49. Performance vs Input Amplitude ( $\mathbf{3 0} \mathbf{~ M H z \text { ) }}$


Figure 6-51. Performance vs Input Common-Mode Voltage (30 MHz)


Figure 6-48. Spurious-Free Dynamic Range vs Input Frequency


Figure 6-50. Performance vs Input Amplitude ( 170 MHz )


Figure 6-52. Performance vs Input Common-Mode Voltage (170 MHz)

### 6.16 Typical Characteristics: ADC3222 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=50 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-53. Spurious-Free Dynamic Range vs AVDD Supply and Temperature ( $\mathbf{3 0} \mathbf{~ M H z \text { ) }}$


Figure 6-55. Spurious-Free Dynamic Range vs DVDD Supply and Temperature ( 30 MHz )


Figure 6-57. Performance vs Differential Clock Amplitude (40 MHz)


Figure 6-54. Signal-to-Noise Ratio vs AVDD Supply and Temperature ( 30 MHz )


Figure 6-56. Signal-to-Noise Ratio vs DVDD Supply and Temperature ( $\mathbf{3 0} \mathbf{~ M H z )}$


Figure 6-58. Performance vs Differential Clock Amplitude (150 MHz)

### 6.16 Typical Characteristics: ADC3222 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=50 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-59. Performance vs Clock Duty Cycle (30 MHz)


Figure 6-60. Performance vs Clock Duty Cycle ( 150 MHz )

### 6.17 Typical Characteristics: ADC3223

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=80 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


SFDR $=88.9 \mathrm{dBc}, \mathrm{SNR}=70.9 \mathrm{dBFS}, \mathrm{SINAD}=70.8 \mathrm{dBFS}$, $\mathrm{THD}=88.6 \mathrm{dBc}, \mathrm{HD} 2=108.1 \mathrm{dBc}, \mathrm{HD} 3=88.9 \mathrm{dBc}$
Figure 6-61. FFT for $10-\mathrm{MHz}$ Input Signal (Dither On)


SFDR $=91.6 \mathrm{dBc}, \mathrm{SNR}=70.8 \mathrm{dBFS}, \mathrm{SINAD}=70.8 \mathrm{dBFS}$, $\mathrm{THD}=91 \mathrm{dBc}, \mathrm{HD} 2=112.2 \mathrm{dBc}, \mathrm{HD} 3=91.6 \mathrm{dBc}$

Figure 6-63. FFT for $\mathbf{7 0 - M H z}$ Input Signal (Dither On)


SFDR $=95.8 \mathrm{dBc}, \mathrm{SNR}=70.4 \mathrm{dBFS}, \mathrm{SINAD}=70.3 \mathrm{dBFS}$, $\mathrm{THD}=92.9 \mathrm{dBc}, \mathrm{HD} 2=102.1 \mathrm{dBc}, \mathrm{HD} 3=95.8 \mathrm{dBc}$

Figure 6-65. FFT for $\mathbf{1 7 0 - M H z}$ Input Signal (Dither On)


SFDR $=83.9 \mathrm{dBc}$, SNR $=71.1 \mathrm{dBFS}$, SINAD $=70.9 \mathrm{dBFS}$, $\mathrm{THD}=82.6 \mathrm{dBc}, \mathrm{HD} 2=91.8 \mathrm{dBc}, \mathrm{HD} 3=83.9 \mathrm{dBc}$
Figure 6-62. FFT for $\mathbf{1 0}-\mathbf{M H z}$ Input Signal (Dither Off)


SFDR $=85.5 \mathrm{dBc}$, SNR $=71.1 \mathrm{dBFS}$, SINAD $=70.9 \mathrm{dBFS}$, THD $=83.8 \mathrm{dBc}, \mathrm{HD} 2=91.9 \mathrm{dBc}, \mathrm{HD} 3=85.5 \mathrm{dBc}$

Figure 6-64. FFT for 70-MHz Input Signal (Dither Off)


> SFDR $=91.0 \mathrm{dBc}$, SNR $=70.7 \mathrm{dBFS}, \mathrm{SINAD}=70.6 \mathrm{dBFS}$, $\mathrm{THD}=88 \mathrm{dBc}, \mathrm{HD} 2=91.0 \mathrm{dBc}, \mathrm{HD} 3=97.2 \mathrm{dBc}$

Figure 6-66. FFT for $\mathbf{1 7 0 - M H z}$ Input Signal (Dither Off)

### 6.17 Typical Characteristics: ADC3223 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=80 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


SFDR $=75.8 \mathrm{dBc}, \mathrm{SNR}=69.4 \mathrm{dBFS}, \mathrm{SINAD}=68.5 \mathrm{dBFS}$, $\mathrm{THD}=74.6 \mathrm{dBc}, \mathrm{HD} 2=75.8 \mathrm{dBc}, \mathrm{HD} 3=80.9 \mathrm{dBc}$
Figure 6-67. FFT for $\mathbf{2 7 0} \mathbf{- M H z}$ Input Signal (Dither On)


SFDR $=77.7 \mathrm{dBc}, \mathrm{SNR}=67.7 \mathrm{dBFS}, \mathrm{SINAD}=67.3 \mathrm{dBFS}$, $\mathrm{THD}=77.2 \mathrm{dBc}, \mathrm{HD} 2=77.7 \mathrm{dBc}, \mathrm{HD} 3=89.0 \mathrm{dBc}$

Figure 6-69. FFT for 450-MHz Input Signal (Dither On)

$\mathrm{f}_{\mathrm{IN} 1}=46 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz}, \mathrm{IMD} 3=87.5 \mathrm{dBFS}$, each tone at $-7 \mathrm{dBFS}$

Figure 6-71. FFT for Two-Tone Input Signal ( -7 dBFS at 46 MHz and 50 MHz )


$$
\text { SFDR }=75.6 \mathrm{dBc}, \mathrm{SNR}=69.7 \mathrm{dBFS}, \mathrm{SINAD}=68.6 \mathrm{dBFS},
$$

$$
\mathrm{THD}=74.5 \mathrm{dBc}, \mathrm{HD} 2=75.6 \mathrm{dBc}, \mathrm{HD} 3=81.6 \mathrm{dBc}
$$

Figure 6-68. FFT for 270-MHz Input Signal (Dither Off)


$$
\text { SFDR }=78.4 \mathrm{dBc}, \mathrm{SNR}=67.9 \mathrm{dBFS}, \mathrm{SINAD}=67.5 \mathrm{dBFS},
$$

$$
\mathrm{THD}=77 \mathrm{dBc}, \mathrm{HD} 2=78.4 \mathrm{dBc}, \mathrm{HD} 3=84.3 \mathrm{dBc}
$$

Figure 6-70. FFT for $\mathbf{4 5 0 - M H z}$ Input Signal (Dither Off)

$\mathrm{f}_{\mathrm{IN} 1}=46 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz}, \mathrm{IMD} 3=105 \mathrm{dBFS}$, each tone at
-36 dBFS
Figure 6-72. FFT for Two-Tone Input Signal (-36 dBFS at 46 MHz and 50 MHz )

### 6.17 Typical Characteristics: ADC3223 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=80 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, -1-dBFS differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-73. FFT FOR Two-Tone Input Signal ( $-\mathbf{7} \mathrm{dBFS}$ at 185 MHz and 190 MHz )


Figure 6-75. Intermodulation Distortion vs Input Amplitude (46 $\mathbf{M H z}$ and 50 MHz )


Figure 6-77. Signal-to-Noise Ratio vs Input Frequency

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \mathrm{IMD3}=105 \mathrm{dBFS}$, each tone at -36 dBFS
Figure 6-74. FFT FOR Two-Tone Input Signal ( -36 dBFS at 185 MHz and 190 MHz )


Figure 6-76. Intermodulation Distortion vs Input Amplitude (185 $\mathbf{M H z}$ and 190 MHz )


Figure 6-78. Spurious-Free Dynamic Range vs Input Frequency

### 6.17 Typical Characteristics: ADC3223 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=80 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-79. Performance vs Input Amplitude ( $\mathbf{3 0} \mathbf{~ M H z \text { ) }}$


Figure 6-81. Performance vs Input Common-Mode Voltage (30 MHz)


Figure 6-83. Spurious-Free Dynamic Range vs AVDD Supply and Temperature ( 170 MHz )


Figure 6-80. Performance vs Input Amplitude ( 170 MHz )


Figure 6-82. Performance vs Input Common-Mode Voltage (170 MHz)


Figure 6-84. Signal-to-Noise Ratio vs AVDD Supply and Temperature ( 170 MHz )

### 6.17 Typical Characteristics: ADC3223 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=80 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}$, $\mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-85. Spurious-Free Dynamic Range vs DVDD Supply and Temperature ( 170 MHz )


Figure 6-87. Performance vs Differential Clock Amplitude (40 MHz)


Figure 6-89. Performance vs Clock Duty Cycle ( 30 MHz )


Figure 6-86. Signal-to-Noise Ratio vs DVDD Supply and Temperature ( 170 MHz )


Figure 6-88. Performance vs Differential Clock Amplitude (150 MHz)


Figure 6-90. Performance vs Clock Duty Cycle ( 150 MHz )

### 6.18 Typical Characteristics: ADC3224

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, ADC sampling rate $=125 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


SFDR $=101.1 \mathrm{dBc}$, SNR $=70.6 \mathrm{dBFS}$, SINAD $=70.6 \mathrm{dBFS}$, $\mathrm{THD}=97.6 \mathrm{dBc}, \mathrm{HD} 2=107.0 \mathrm{dBc}, \mathrm{HD} 3=106.0 \mathrm{dBc}$
Figure 6-91. FFT for 10 MHz Input Signal (Chopper On, Dither On)
 SFDR $=99.2 \mathrm{dBc}, \mathrm{SNR}=70.5 \mathrm{dBFS}, \mathrm{SINAD}=70.5 \mathrm{dBFS}$, $\mathrm{THD}=94.8 \mathrm{dBc}, \mathrm{HD} 2=102.9 \mathrm{dBc}, \mathrm{HD} 3=99.2 \mathrm{dBc}$

Figure 6-93. FFT for 70-MHz Input Signal (Dither On)


SFDR $=93.6 \mathrm{dBc}, \mathrm{SNR}=70.0 \mathrm{dBFS}, \mathrm{SINAD}=70.0 \mathrm{dBFS}$, THD $=91.4 \mathrm{dBc}, \mathrm{HD} 2=93.6 \mathrm{dBc}, \mathrm{HD} 3=101.3 \mathrm{dBc}$
Figure 6-95. FFT for 170-MHz Input Signal (Dither On)


SFDR $=90.6 \mathrm{dBc}, \mathrm{SNR}=70.9 \mathrm{dBFS}, \mathrm{SINAD}=70.8 \mathrm{dBFS}$, THD $=86 \mathrm{dBc}, \mathrm{HD} 2=91.8 \mathrm{dBc}, \mathrm{HD} 3=90.6 \mathrm{dBc}$
Figure 6-92. FFT for 10-MHz Input Signal (Chopper On, Dither Off)


SFDR $=91.1 \mathrm{dBc}, \mathrm{SNR}=70.8 \mathrm{dBFS}, \mathrm{SINAD}=70.8 \mathrm{dBFS}$, THD $=86.8 \mathrm{dBc}$, HD2 $=91.1 \mathrm{dBc}, \mathrm{HD} 3=95.1 \mathrm{dBc}$

Figure 6-94. FFT for 70-MHz Input Signal (Dither Off)


SFDR $=90.6 \mathrm{dBc}$, SNR $=70.5 \mathrm{dBFS}, \mathrm{SINAD}=70.4 \mathrm{dBFS}$, THD $=87.8 \mathrm{dBc}$, HD2 $=98.6 \mathrm{dBc}, \mathrm{HD} 3=90.6 \mathrm{dBc}$

Figure 6-96. FFT for 170 MHz Input Signal (Dither Off)

### 6.18 Typical Characteristics: ADC3224 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, ADC sampling rate $=125 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


SFDR $=76.2 \mathrm{dBc}, \mathrm{SNR}=69.4 \mathrm{dBFS}, \mathrm{SINAD}=68.6 \mathrm{dBFS}$, $\mathrm{THD}=74.9 \mathrm{dBc}, \mathrm{HD} 2=76.2 \mathrm{dBc}, \mathrm{HD} 3=81.2 \mathrm{dBc}$
Figure 6-97. FFT for 270-MHz Input Signal (Dither On)


SFDR $=75.5 \mathrm{dBc}, \mathrm{SNR}=67.4 \mathrm{dBFS}, \mathrm{SINAD}=66.7 \mathrm{dBFS}$, $\mathrm{THD}=73.8 \mathrm{dBc}, \mathrm{HD} 2=75.5 \mathrm{dBc}, \mathrm{HD} 3=78.7 \mathrm{dBc}$

Figure 6-99. FFT for 450-MHz Input Signal (Dither On)

$\mathrm{f}_{\mathrm{IN} 1}=46 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz}, \mathrm{IMD} 3=88 \mathrm{dBFS}$, each tone at $-7 \mathrm{dBFS}$

Figure 6-101. FFT for Two-Tone Input Signal (-7 dBFS at 46 MHz and 50 MHz )


$$
\text { SFDR }=76.1 \mathrm{dBc}, \mathrm{SNR}=69.7 \mathrm{dBFS}, \mathrm{SINAD}=68.8 \mathrm{dBFS},
$$

$$
\mathrm{THD}=74.9 \mathrm{dBc}, \mathrm{HD} 2=76.1 \mathrm{dBc}, \mathrm{HD} 3=81.5 \mathrm{dBc}
$$

Figure 6-98. FFT for $\mathbf{2 7 0} \mathbf{- M H z}$ Input Signal (Dither Off)


SFDR $=75.2 \mathrm{dBc}$, SNR $=68 \mathrm{dBFS}$, SINAD $=67.0 \mathrm{dBFS}$, THD

$$
=72.5 \mathrm{dBc}, \mathrm{HD} 2=76.5 \mathrm{dBc}, \mathrm{HD} 3=75.2 \mathrm{dBc}
$$

Figure 6-100. FFT for $\mathbf{4 5 0 - M H z}$ Input Signal (Dither Off)

$\mathrm{f}_{\mathrm{IN} 1}=46 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=50 \mathrm{MHz}, \mathrm{IMD} 3=105 \mathrm{dBFS}$, each tone at
-36 dBFS
Figure 6-102. FFT for Two-Tone Input Signal (-36 dBFS at 46 $\mathbf{M H z}$ and $50 \mathbf{M H z}$ )

### 6.18 Typical Characteristics: ADC3224 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, ADC sampling rate $=125 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \mathrm{IMD} 3=87.5 \mathrm{dBFS}$, each tone at -7 dBFS
Figure 6-103. FFT for Two-Tone Input Signal (-7 dBFS at 185 MHz and 190 MHz )


Figure 6-105. Intermodulation Distortion vs Input Amplitude (46 MHz and 50 MHz )


Figure 6-107. Signal-to-Noise Ratio vs Input Frequency

$\mathrm{f}_{\mathrm{IN} 1}=185 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=190 \mathrm{MHz}, \mathrm{IMD} 3=96.5 \mathrm{dBFS}$, each tone at -36 dBFS
Figure 6-104. FFT for Two-Tone Input Signal (-36 dBFS at 185 MHz and 190 MHz )


Figure 6-106. Intermodulation Distortion vs Input Amplitude ( 185 MHz and 190 MHz )


Figure 6-108. Spurious-Free Dynamic Range vs Input Frequency

### 6.18 Typical Characteristics: ADC3224 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=125 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, -1-dBFS differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-109. Performance vs Input Amplitude ( $\mathbf{3 0} \mathbf{~ M H z \text { ) }}$


Figure 6-111. Performance vs Input Common-Mode Voltage (30 MHz)


Figure 6-113. Spurious-Free Dynamic Range vs AVDD Supply and Temperature ( 170 MHz )


Figure 6-110. Performance vs Input Amplitude (170 MHz)


Figure 6-112. Performance vs Input Common-Mode Voltage (170 MHz)


Figure 6-114. Signal-to-Noise Ratio vs AVDD Supply and Temperature ( 170 MHz )

### 6.18 Typical Characteristics: ADC3224 (continued)

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, ADC sampling rate $=125 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, $-1-\mathrm{dBFS}$ differential input, $2-\mathrm{V}_{\mathrm{PP}}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).


Figure 6-115. Spurious-Free Dynamic Range vs DVDD Supply and Temperature ( 170 MHz )


Figure 6-117. Performance vs Differential Clock Amplitude (40 MHz)


Figure 6-119. Performance vs Clock Duty Cycle (30 MHz)


Figure 6-116. Signal-to-Noise Ratio vs DVDD Supply and Temperature ( 170 MHz )


Figure 6-118. Performance vs Differential Clock Amplitude (150 MHz)


Figure 6-120. Performance vs Clock Duty Cycle ( 150 MHz )

### 6.19 Typical Characteristics: Common

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{ADC}$ sampling rate $=125 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, -1 -dBFS differential input, 2-VPP full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when chopper is enabled (unless otherwise noted).

$\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$, common-mode signal amplitude $=50 \mathrm{mV}$ PP

Figure 6-121. Common-Mode Rejection Ratio vs Common-Mode Signal Frequency

$\mathrm{f}_{\mathrm{IN}}=30 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-1 \mathrm{dBFS}$, test signal amplitude $=50 \mathrm{mV}$ PP

$\mathrm{f}_{\mathrm{IN}}=170.1 \mathrm{MHz}, \mathrm{f}_{\mathrm{CMRR}}=5 \mathrm{MHz}, \mathrm{A}_{\mathrm{CMRR}}=50 \mathrm{mV}$ PP, $\mathrm{SINAD}=$ $69.66 \mathrm{dBFS}, \mathrm{SFDR}=75.66 \mathrm{dBc}$

Figure 6-122. Common-Mode Rejection Ratio Spectrum


$$
\mathrm{f}_{\mathrm{IN}}=30.1 \mathrm{MHz}, \mathrm{f}_{\mathrm{PSRR}}=3 \mathrm{MHz}, \mathrm{~A}_{\text {PSRR }}=50 \mathrm{mV}_{\mathrm{PP}}, \mathrm{SINAD}=
$$ 58.51 dBFS, SFDR $=60.53 \mathrm{dBc}$

Figure 6-124. Power-Supply Rejection Ratio Spectrum


Figure 6-125. Power vs Sampling Speed (One-Wire Mode)

### 6.20 Typical Characteristics: Contour

Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, ADC sampling rate $=125 \mathrm{MSPS}, 50 \%$ clock duty cycle, $\mathrm{AVDD}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.8 \mathrm{~V}$, -1 -dBFS differential input, 2-V $\mathrm{V}_{\text {PP }}$ full-scale, 32k-point FFT, chopper disabled, and SNR reported with a 1-MHz offset from dc when chopper is disabled and from $\mathrm{f}_{\mathrm{S}} / 2$ when is chopper enabled (unless otherwise noted).


Figure 6-126. Spurious-Free Dynamic Range (SFDR)

## 7 Parameter Measurement Information

### 7.1 Timing Diagrams


A. With an external $100-\Omega$ termination.

Figure 7-1. Serial LVDS Output Voltage Levels


Figure 7-2. Output Timing Diagram


Figure 7-3. Setup and Hold Time

A. Overall latency $=$ data latency $+t_{\text {PDI }}$.

Figure 7-4. Latency Diagram

## 8 Detailed Description

### 8.1 Overview

The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design while the SYSREF input enables complete system synchronization by resetting the clock divider. The ADC322x family supports serial LVDS interface in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 14 -bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Analog Inputs

The ADC322x analog signal inputs are designed to be driven differentially. Each input pin (INP, INM) must swing symmetrically between ( $\mathrm{VCM}+0.5 \mathrm{~V}$ ) and ( $\mathrm{VCM}-0.5 \mathrm{~V}$ ), resulting in a $2-\mathrm{V}$ PP (default) differential input swing. The input sampling circuit has a $3-\mathrm{dB}$ bandwidth that extends up to $540 \mathrm{MHz}(50-\Omega$ source driving a $50-\Omega$ termination between INP and INM).

### 8.3.2 Clock Input

The device clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 0.95 V using internal $5-\mathrm{k} \Omega$ resistors. The self-bias clock inputs of the ADC322x can be driven by the transformercoupled, sine-wave clock source or by the ac-coupled, LVPECL and LVDS clock sources, as shown in Figure 8-1, Figure 8-2, and Figure 8-3. See Figure 8-4 for details regarding the internal clock buffer.

$R_{T}=$ termination resistor, if necessary.


Figure 8-2. LVDS Clock Driving Circuit

Figure 8-1. Differential Sine-Wave Clock Driving Circuit


Figure 8-3. LVPECL Clock Driving Circuit

$\mathrm{C}_{\mathrm{EQ}}$ is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.
Figure 8-4. Internal Clock Buffer
A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a $0.1-\mu \mathrm{F}$ capacitor, as shown in Figure $8-5$. However, for best performance the clock inputs must be driven differentially, thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50\% duty cycle clock input.


Figure 8-5. Single-Ended Clock Driving Circuit

### 8.3.2.1 Using the SYSREF Input

The ADC344x has a SYSREF input pin that can be used when the clock-divider feature is used. A logic low-to-high transition on the SYSREF pin aligns the falling edge of the divided clock with the next falling edge of the input clock, essentially resetting the phase of the divided clock, as shown in Figure 8-6. When multiple ADC344x devices are onboard and the clock divider option is used, the phase of the divided clock among the devices may not be the same. The phase of the divided clock in each device can be synchronized to the common sampling clock by using the SYSREF pins. SYSREF can applied as mono-shot or periodic waveform. When applied as periodic waveform, its period must be integer multiple of period of the divided clock. When not used, the SYSREFP and SYSREFM pins can be connected to AVDD and GND, respectively. Alternatively, the SYSREF buffer inside the device can be powered down using the PDN SYSREF register bit.


Figure 8-6. Using SYSREF for Synchronization

### 8.3.2.2 SNR and Clock Jitter

The signal-to-noise ratio of the ADC is limited by three different factors, as shown in Equation 1. Quantization noise (typically 74 dB for a 12-bit ADC) and thermal noise limit SNR at low input frequencies, and clock jitter sets SNR for higher input frequencies.

$$
\begin{equation*}
\mathrm{SNR}_{\mathrm{ADC}}[\mathrm{dBC}]=-20 \cdot \log \sqrt{\left(10 \frac{\mathrm{SNR}_{\text {Quantization_Noise }}}{20}\right)^{2}+\left(10-\frac{\mathrm{SNR}_{\text {Thermal_ }^{\text {Noise }}}}{20}\right)^{2}+\left(10 \frac{\mathrm{SNR}_{\text {jiter }}}{20}\right)^{2}} \tag{1}
\end{equation*}
$$

The SNR limitation resulting from sample clock jitter can be calculated with Equation 2.

$$
\begin{equation*}
\mathrm{SNR}_{\text {Jitter }}[\mathrm{dBc}]=-20 \cdot \log \left(2 \pi \cdot \mathrm{f}_{\text {in }} \cdot \mathrm{t}_{\text {Jitter }}\right) \tag{2}
\end{equation*}
$$

The total clock jitter ( $\mathrm{T}_{\text {Jitter }}$ ) has two components: the internal aperture jitter ( 130 fs for the device), which is set by the noise of the clock input buffer, and the external clock. $\mathrm{T}_{\text {Jitter }}$ can be calculated with Equation 3.

$$
\begin{equation*}
\mathrm{t}_{\text {Jilter }}=\sqrt{\left(\mathrm{t}_{\text {Jitter.Ext.Clock_lnput }}\right)^{2}+\left(\mathrm{t}_{\text {Aperture_ADC }}\right)^{2}} \tag{3}
\end{equation*}
$$

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as bandpass filters at the clock input and a faster clock slew rate improves ADC aperture jitter. The devices have a typical thermal noise of 73.5 dBFS and an internal aperture jitter of 130 fs . The SNR, depending on the amount of external jitter for different input frequencies. Figure 8-7 shows SNR (from 1 MHz offset leaving the $1 / \mathrm{f}$ flicker noise) for different jitter of clock driver.


Figure 8-7. SNR vs Frequency for Different Clock Jitter

### 8.3.3 Digital Output Interface

The devices offer two different output format options, thus making interfacing to a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC) easy. Each option can be easily programmed using the serial interface, as shown in Table 8-1. The output interface options are:

- One-wire, 1X frame clock, 12X serialization with the DDR bit clock and
- Two-wire, 1X frame clock, 6X serialization with the DDR bit clock.

Table 8-1. Interface Rates

| INTERFACE OPTIONS | SERIALIZATIO$\mathbf{N}$ | MAXIMUM RECOMMENDED SAMPLING FREQUENCY (MSPS) |  | BIT CLOCK FREQUENCY (MHz) | FRAMECLOCKFREQUENCY(MHz) | SERIAL DATA RATE PER WIRE (Mbps) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |  |  |
| One-wire | 12X | $15^{(1)}$ |  | 90 | 15 | 180 |
|  |  |  | 65 | 390 | 65 | 780 |
| Two-wire | 6X | $20^{(1)}$ |  | 60 | 20 | 120 |
|  |  |  | 125 | 375 | 125 | 750 |

(1) Use the LOW SPEED ENABLE register bits for low speed operation; see Table 8-20.

### 8.3.3.1 One-Wire Interface: $12 X$ Serialization

In this interface option, the device outputs the data of each ADC serially on a single LVDS pair (one-wire). The data are available at the rising and falling edges of the bit clock (DDR bit clock). The ADC outputs a new word at the rising edge of every frame clock, starting with the MSB. The data rate is a 12 X sample frequency ( 12 X serialization).

### 8.3.3.2 Two-Wire Interface: 6X Serialization

The two-wire interface is recommended for sampling frequencies above 65 MSPS. The output data rate is a 6 X sample frequency because six data bits are output every clock cycle on each differential pair. Each ADC sample is sent over the two wires with the six MSBs on Dx1P, Dx1M and the six LSBs on Dx0P, Dx0M, as shown in Figure 8-8.


Figure 8-8. Output Timing Diagram

### 8.4 Device Functional Modes

### 8.4.1 Input Clock Divider

The devices are equipped with an internal divider on the clock input. The clock divider allows operation with a faster input clock, thus simplifying the system clock distribution design. The clock divider can be bypassed for operation with a $125-\mathrm{MHz}$ clock; the divide-by- 2 option supports a maximum input clock of 250 MHz and the divide-by-4 option provides a maximum input clock frequency of 500 MHz .

### 8.4.2 Chopper Functionality

The devices are equipped with an internal chopper front-end. Enabling the chopper function swaps the ADC noise spectrum by shifting the $1 / \mathrm{f}$ noise from dc to $\mathrm{f}_{\mathrm{S}} / 2$. Figure $8-9$ shows the noise spectrum with the chopper off and Figure $8-10$ shows the noise spectrum with the chopper on. This function is especially useful in applications requiring good ac performance at low input frequencies or in dc-coupled applications. The chopper can be enabled via SPI register writes and is recommended for input frequencies below 30 MHz . The chopper function creates a spur at $\mathrm{f}_{\mathrm{S}} / 2$ that must be filtered out digitally.


Figure 8-9. Chopper Off


Figure 8-10. Chopper On

### 8.4.3 Power-Down Control

The power-down functions of the ADC322x can be controlled either through the parallel control pin (PDN) or through an SPI register setting (see register 15h). The PDN pin can also be configured via the SPI to a global power-down or standby functionality, as shown in Table 8-2.

Table 8-2. Power-Down Modes

| FUNCTION | POWER CONSUMPTION $(\mathbf{m W})$ | WAKE-UP TIME $(\boldsymbol{\mu s})$ |
| :---: | :---: | :---: |
| Global power-down | 5 | 85 |
| Standby | 81 | 35 |

### 8.4.3.1 Improving Wake-Up Time From Global Power-Down

The device has an internal low-pass filter in the sampling clock path. This low-pass filter helps improve the aperture jitter of the device. However, in applications where input frequencies are $<200 \mathrm{MHz}$, noise from the aperture jitter does not dominate the overall SNR of the device. In such applications, the wake-up time from a global power-down can be reduced by bypassing the low-pass filter using the DIS CLK FILT register bit (write 80h to register address 70Ah). As shown in Table 8-3, setting the DIS CLK FILT bit improves the wake-up time from a global power-down from $85 \mu$ s to $55 \mu \mathrm{~s}$.

Table 8-3. Wake-Up Time From Global Power-Down

| DIS CLK FILT REGISTER BIT | GLOBAL PDN REGISTER BIT | WAKE-UP TIME |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | TYP | MAX | UNIT |
| 0 | $0 \rightarrow 1 \rightarrow 0$ | 85 | 140 | $\mu \mathrm{s}$ |
| 1 | $0 \rightarrow 1 \rightarrow 0$ | 55 | 81 | $\mu \mathrm{s}$ |

### 8.4.4 Internal Dither Algorithm

The ADC322x use an internal dither algorithm to achieve high SFDR and a clean spectrum. However, the dither algorithm marginally degrades SNR, creating a trade-off between SNR and SFDR. If desired, the dither algorithm can be turned off by using the DIS DITH CHx registers bits. Figure 8-11 and Figure 8-12 show the effect of using dither algorithms.


Figure 8-11. FFT with Dither On

$\mathrm{f}_{\mathrm{S}}=125 \mathrm{MSPS}, \mathrm{SNR}=70.8 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, \mathrm{SFDR}=$ 91.1 dBc

Figure 8-12. FFT Dither Off

### 8.5 Programming

The ADC322x can be configured using a serial programming interface, as described in this section.

### 8.5.1 Serial Interface

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data), and SDOUT (serial interface data output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data SDATA are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 24 th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24 -bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with a non-50\% SCLK duty cycle.

### 8.5.1.1 Register Initialization

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin (of durations greater than 10 ns ), as shown in Figure 8-13. If required, the serial interface registers can be cleared during operation either:

1. Through a hardware reset, or
2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

### 8.5.1.1.1 Serial Register Write

The device internal register can be programmed with these steps:

1. Drive the SEN pin low,
2. Set the R/W bit to 0 (bit A15 of the 16 -bit address),
3. Set bit A14 in the address field to 1 ,
4. Initiate a serial interface cycle by specifying the address of the register (A13 to A0) whose content must be written, and
5. Write the 8 -bit data that are latched in on the SCLK rising edge.

Figure 8-13 and Table 8-4 show the timing requirements for the serial register write operation.


RESET

Figure 8-13. Serial Register Write Timing Diagram
Table 8-4. Serial Interface Timing ${ }^{(1)}$

|  |  | MIN | TYP |
| :--- | ---: | ---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | SCLK frequency (equal to $1 / \mathrm{t}_{\text {SCLK }}$ ) | $>\mathrm{dc}$ | MAX |
| $\mathrm{t}_{\text {SLOADS }}$ | SEN to SCLK setup time | 25 | MHz |
| $\mathrm{t}_{\text {SLOADH }}$ | SCLK to SEN hold time | 25 | ns |
| $\mathrm{t}_{\text {DSU }}$ | SDIO setup time | 25 | ns |
| $\mathrm{t}_{\text {DH }}$ | SDIO hold time | 25 | ns |

(1) Typical values are at $25^{\circ} \mathrm{C}$, full temperature range is from $\mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{MAX}}=85^{\circ} \mathrm{C}$, and $\mathrm{AVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}$, unless otherwise noted.

### 8.5.1.1.2 Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back using the SDOUT pin. This readback mode can be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. The procedure to read the contents of the serial registers is as follows:

1. Drive the SEN pin low.
2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers.
3. Set bit A14 in the address field to 1 .
4. Initiate a serial interface cycle specifying the address of the register ( $\mathrm{A}[13: 0]$ ) whose content must be read.
5. The device outputs the contents ( $\mathrm{D}[7: 0]$ ) of the selected register on the SDOUT pin.
6. The external controller can latch the contents at the SCLK rising edge.
7. To enable register writes, reset the R/W register bit to 0 .

When READOUT is disabled, the SDOUT pin is in a high-impedance mode. If serial readout is not used, the SDOUT pin must float. Figure $8-14$ shows a timing diagram of the serial register read operation. Data appear on the SDOUT pin at the SCLK falling edge with an approximate delay ( $\mathrm{t}_{\text {SD_ }}$ DELAY) of 20 ns , as shown in Figure 8-15.


Figure 8-14. Serial Register Read Timing Diagram


Figure 8-15. SDOUT Timing Diagram

### 8.5.2 Register Initialization through SPI

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in Figure 8-16 and Table 8-5.


Figure 8-16. Initialization of Serial Registers after Power-Up
Table 8-5. Power-Up Timing

|  |  | MIN | TYP | MAX |
| :--- | :--- | ---: | :---: | :---: |
| $t_{1}$ | Power-on delay from power up to active high RESET pulse | 1 | ms |  |
| $\mathrm{t}_{2}$ | Reset pulse duration: active high RESET pulse duration | 10 | ns |  |
| $\mathrm{t}_{3}$ | Register write delay from RESET disable to SEN active | 100 | ns |  |

If required, the serial interface registers may be cleared during operation either:

1. Through hardware reset, or
2. By applying a software reset. When using the serial interface, set the RESET bit (DO in register address 06h) to high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

### 8.6 Register Maps

Table 8-6. Register Map Summary

| REGISTER ADDRESS | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A[13:0] (Hex) | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Register 01h | 0 | 0 | DIS DITH CHA |  | DIS DITH CHB |  | 0 | 0 |
| Register 03h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ODD EVEN |
| Register 04h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FLIP WIRE |
| Register 05h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1W-2W |
| Register 06h | 0 | 0 | 0 | 0 | 0 | 0 | TEST PATTERN EN | RESET |
| Register 07h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OVR ON LSB |
| Register 09h | 0 | 0 | 0 | 0 | 0 | 0 | ALIGN TEST PATTERN | DATA FORMAT |
| Register 0Ah | 0 | 0 | 0 | 0 | CHA TEST PATTERN |  |  |  |
| Register 0Bh | CHB TEST PATTERN |  |  | 0 | 0 | 0 | 0 | 0 |
| Register 0Eh | CUSTOM PATTERN[11:4] |  |  |  |  |  |  |  |
| Register 0Fh | CUSTOM PATTERN[3:0] |  |  |  | 0 | 0 | 0 | 0 |
| Register 13h | 0 | 0 | 0 | 0 | 0 | 0 | LOW SPEED ENABLE |  |
| Register 15h | 0 | CHA PDN | CHB PDN | 0 | STANDBY | GLOBAL PDN | 0 | CONFIG PDN PIN |
| Register 25h | LVDS SWING |  |  |  |  |  |  |  |
| Register 27h | CLK DIV |  | 0 | 0 | 0 | 0 | 0 | 0 |
| Register 41Dh | 0 | 0 | 0 | 0 | 0 | 0 | HIGH IF MODE0 | 0 |
| Register 422h | 0 | 0 | 0 | 0 | 0 | 0 | DIS CHOP CHA | 0 |
| Register 434h | 0 | 0 | DIS DITH CHA | 0 | DIS DITH CHA | 0 | 0 | 0 |
| Register 439h | 0 | 0 | 0 | 0 | SP1 CHA | 0 | 0 | 0 |
| Register 51Dh | 0 | 0 | 0 | 0 | 0 | 0 | HIGH IF MODE1 | 0 |
| Register 522h | 0 | 0 | 0 | 0 | 0 | 0 | DIS CHOP CHB | 0 |
| Register 534h | 0 | 0 | DIS DITH CHB | 0 | DIS DITH CHB | 0 | 0 | 0 |
| Register 539h | 0 | 0 | 0 | 0 | SP1 CHB | 0 | 0 | 0 |
| Register 608h | HIGH IF MODE[3:2] |  | 0 | 0 | 0 | 0 | 0 | 0 |
| Register 70Ah | DIS CLK FILT | 0 | 0 | 0 | 0 | 0 | 0 | PDN SYSREF |

### 8.6.1 Summary of Special Mode Registers

Table 8-7 lists the location, value, and functions of special mode registers in the device.
Table 8-7. Special Modes Summary

| MODE | REGISTER SETTINGS | DESCRIPTION |
| :--- | :--- | :--- |
| Special modes | Registers 439h (bit 3) and 539h (bit 3) | Always set these bits high for best performance |
| Disable dither | Registers 1h (bits 5-2), 434h (bits 5 and 3), and <br> 534h (bits 5 and 3) | Disable dither to improve SNR |
| Disable chopper | Registers 422h (bit 1) and 522h (bit 1) | Disable chopper to shift 1/f noise floor at dc |
| High IF modes | Registers 41Dh (bit 1), 51Dh (bit 1), and <br> 608h (bits 7-6) | Improves HD3 for IF > 100 MHz |

### 8.6.2 Serial Register Description

### 8.6.2.1 Register 01h

Figure 8-17. Register 01h

| 7 | 6 | 5 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | DIS DITH CHA | DIS DITH CHB | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | R/W-0h | W-0h |  |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-8. Register 01h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| $5-4$ | DIS DITH CHA | R/W | Oh | These bits enable or disable the on-chip dither. <br> Control this bit with bits 5 and 3 of register 434h. <br> $00=$ Default <br> $11=$ Dither is disabled for channel A. In this mode, SNR typically <br> improves by 0.2 dB at 70 MHz. |
| $3-2$ | DIS DITH CHB | R/W | Oh | These bits enable or disable the on-chip dither. <br> Control this bit with bits 5 and 3 of register 434h. <br> $00=$ Default <br> $11=$ Dither is disabled for channel B. In this mode, SNR typically <br> improves by 0.2 dB at 70 MHz. |
| $1-0$ | 0 | W | Oh | Must write 0 |

### 8.6.2.2 Register 03h

Figure 8-18. Register 03h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | ODD EVEN |
| W-Oh | W-Oh | $W-0 h$ | $W-O h$ | $W-O h$ | $W-O h$ | $W-0 h$ | R/W-Oh |

LEGEND: R/W = Read/Write; $R=$ Read only; $W=$ Write only; $-n=$ value after reset
Table 8-9. Register 03h Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | ODD EVEN | R/W | Oh | This bit selects the bit sequence on the output wires <br> (in 2-wire mode only). <br> $0=$ Bits 0,1 and 2 appear on wire $0 ;$ bits 7,8, and 9 appear on wire 1 <br> $1=$ Bits 0,2 and 4 appear on wire $0 ;$ bits 1,3, and 5 appear on wire 1 |

### 8.6.2.3 Register 04h

Figure 8-19. Register 04h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | FLIP WIRE |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-0h |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-10. Register 04h Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | FLIP WIRE | R/W | Oh | This bit flips the data on the output wires. Valid only in two wire <br> configuration. <br> $0=$ Default <br> $1=$ Data on output wires is flipped. Pin D0x becomes D1x, and <br> vice versa. |

### 8.6.2.4 Register 05h

Figure 8-20. Register 05h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | $1 \mathrm{~W}-2 \mathrm{~W}$ |
| W-Oh | $\mathrm{W}-0 \mathrm{O}$ | $\mathrm{W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{R} / \mathrm{W}-0 \mathrm{~h}$ |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-11. Register 05h Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |

### 8.6.2.5 Register 06h

Figure 8-21. Register 06h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | TEST PATTERN EN |
| $W-0 h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-O h$ | $R-0 h$ |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-12. Register 06h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | TEST PATTERN EN | R/W | Oh | This bit enables test pattern selection for the digital outputs. <br> $0=$ Normal output <br> $1=$ Test pattern output enabled |
| 0 | RESET | W | Oh | This bit applies a software reset. <br> This bit resets all internal registers to the default values and <br> self-clears to 0. |

### 8.6.2.6 Register 07h

Figure 8-22. Register 07h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | OVR ON LSB |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-13. Register 07h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | OVR ON LSB | R/W | Oh | This bit provides the overrange (OVR) information on the LSB bits. <br> $0=$ Output data bit 0 functions as the LSB of the 12-bit data <br> $1=$ Output data bit 0 carries the OVR information. |

### 8.6.2.7 Register 09h

Figure 8-23. Register 09h

| 7 | 6 | 5 | 4 | 2 | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | ALIGN TEST <br> PATTERN | DATA FORMAT |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | R/W-Oh | R/W-0h |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-14. Register 09h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | ALIGN TEST PATTERN | R/W | Oh | This bit aligns the test patterns across the outputs of both channels. <br> $0=$ Test patterns of both channels are free running <br> $1=$ Test patterns of both channels are aligned |
| 0 | DATA FORMAT | R/W | Oh | This bit programs the digital output data format. <br> $0=$ Twos complement <br> $1=$ Offset binary |

### 8.6.2.8 Register OAh

Figure 8-24. Register 0Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | CHA TEST PATTERN |  |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |  |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-15. Register 0Ah Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | 0 |  | W | Oh |
|  |  |  |  | Must write 0 |

### 8.6.2.9 Register OBh

Figure 8-25. Register 0Bh

| 7 | 6 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CHB TEST PATTERN |  | 0 | 0 | 0 | 0 |
| R/W-Oh |  |  | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-16. Register 0Bh Description

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | CHB TEST PATTERN | R/W | Oh | These bits control the test pattern for channel $B$ after the TEST <br> PATTERN EN bit is set. <br> $0000=$ Normal operation <br> 0001 = All O's <br> 0010 = All 1's <br> 0011 = Toggle pattern: data alternate between 101010101010 and 010101010101 <br> 0100 = Digital ramp: data increment by 1 LSB every clock cycle from code 0 to 4095 <br> 0101 = Custom pattern: output data are the same as programmed by the CUSTOM PATTERN register bits <br> 0110 = Deskew pattern: data are AAAh <br> $1000=$ PRBS pattern: data are a sequence of pseudo random numbers <br> 1001 = 8-point sine-wave: data are a repetitive sequence of the following eight numbers that form a sine-wave: $0,599,2048,3496$, 4095, 3496, 2048, and 599 <br> Others = Do not use |
| 3-0 | 0 | W | Oh | Must write 0 |

SBAS672E - JULY 2014 - REVISED JUNE 2022

### 8.6.2.10 Register OEh

Figure 8-26. Register 0Eh
$\left.\begin{array}{|ccccccc|}\hline 7 & 6 & 5 & 4 & 3 & 2 & 1\end{array}\right]$

LEGEND: R/W = Read/Write; $R=$ Read only; $-\mathrm{n}=$ value after reset
Table 8-17. Register 0Eh Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | CUSTOM PATTERN[11:4] | R/W | Oh | These bits set the 12-bit custom pattern (bits 11-4) for all channels. |

### 8.6.2.11 Register OFh

Figure 8-27. Register 0Fh

| 7 | 5 | 4 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CUSTOM PATTERN[3:0] | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-0h |  |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-18. Register 0Fh Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | CUSTOM PATTERN[3:0] | R/W | Oh | These bits set the 12-bit custom pattern (bits 3-0) for all channels. |
| $3-0$ | 0 | W | Oh | Must write 0 |

### 8.6.2.12 Register 13h

Figure 8-28. Register 13h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | LOW SPEED ENABLE |
| W-Oh | R/W-Oh | R/W-Oh | W-Oh | R/W-Oh | R/W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $R=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-19. Register 13h Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| $1-0$ | LOW SPEED ENABLE | R/W | Oh | Enables low speed operation in 1-wire and 2-wire mode. Depending <br> upon sampling frequency, write this bit as per Table 8-20. |

Table 8-20. LOW SPEED ENABLE Register Bit Settings Across $\mathrm{f}_{\mathrm{S}}$

| $\mathbf{f}_{\mathbf{S}}$ (MSPS) |  | REGISTER BIT LOW SPEED ENABLE |  |
| :---: | :---: | :---: | :---: |
| MIN | MAX | 1-WIRE MODE | 2-WIRE MODE |
| 25 | 125 | 00 | 00 |
| 20 | 25 | 10 | 11 |
| 15 | 20 | 10 | Not supported |

ADC3221, ADC3222, ADC3223, ADC3224
www.ti.com

### 8.6.2.13 Register $15 h$

Figure 8-29. Register 15h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CHA PDN | CHB PDN | 0 | STANDBY | GLOBAL PDN | 0 | CONFIG PDN PIN |
| W-Oh | R/W-Oh | R/W-Oh | W-Oh | R/W-Oh | R/W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $R=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-21. Register 15h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | CHA PDN | R/W | Oh | $0=$ Normal operation <br> $1=$ Power-down channel A |
| 5 | CHB PDN | R/W | Oh | $0=$ Normal operation <br> $1=$ Power-down channel B |
| 4 | 0 | W | Oh | Must write 0 |
| 3 | STANDBY | R/W | Oh | The ADCs of both channels enter standby. <br> $0=$ Normal operation <br> $1=$ Standby |
| 2 | GLOBAL PDN | R/W | Oh | $0=$ Normal operation <br> $1=$ Global power-down |
| 1 | 0 | W | Oh | Must write 0 |
| 0 | CONFIG PDN PIN | R/W | Oh | This bit configures the PDN pin as either a global power-down or <br> standby pin. <br> $0=$ Logic high voltage on the PDN pin sends the device into global <br> power-down <br> $1=$ Logic high voltage on the PDN pin sends the device into standby |

### 8.6.2.14 Register $25 h$

Figure 8-30. Register 25h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

LEGEND: R/W = Read/Write; $R=$ Read only; $-\mathrm{n}=$ value after reset
Table 8-22. Register 25h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | LVDS SWING | R/W | Oh | These bits control the swing of the LVDS outputs (including the <br> data output, bit clock, and frame clock). For details see Table <br> $8-23$. |

Table 8-23. LVDS Output Swing

| BITS 7-4 | BITS 3-0 | LVDS OUTPUT SWING |
| :---: | :---: | :---: |
| Oh | Oh | Default $( \pm 425 \mathrm{mV})$ |
| Dh | 9 h | Swing reduces by 50 mV |
| Eh | Ah | Swing reduces by 100 mV |
| Fh | Dh | Swing reduces by 300 mV |
| Ch | Eh | Swing increases by 100 mV |
| Others | Others | Do not use |

### 8.6.2.15 Register 27h

Figure 8-31. Register 27h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CLK DIV | 0 | 0 | 0 | 0 | 0 |
|  | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-24. Register 27h Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | CLK DIV | R/W | Oh | These bits set the internal clock divider for the input sampling clock. <br> $00=$ Divide-by-1 <br> $01=$ Divide-by-1 <br> $10=$ Divide-by-2 <br> $11=$ Divide-by-4 |
| $5-0$ | 0 | W | Oh | Must write 0 |

### 8.6.2.16 Register 41Dh

Figure 8-32. Register 41Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| $W-O h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | HIGH IF MODE0 |  |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-25. Register 41Dh Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | HIGH IF MODE0 | R/W | Oh | This bit improves HD3 for IF $>100 \mathrm{MHz}$ <br> $0=$ Normal operation <br> For best HD3 at IF $>100 \mathrm{MHz}$, set HIGH IF MODE[3:0] to 1111. |
| 0 | 0 | W | 0h | Must write 0 |

### 8.6.2.17 Register 422h

Figure 8-33. Register 422h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | DIS CHOP CHA | 0 |

LEGEND: R/W = Read/Write; $R=$ Read only; $W=$ Write only; $-n=$ value after reset
Table 8-26. Register 422h Description

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | DIS CHOP CHA | R/W | Oh | Disable chopper. <br> Set this bit to shift a 1/f noise floor at dc. <br> $0=1 / f$ noise floor is centered at $f_{S} / 2$ (default) <br> $1=$ Chopper mechanism is disabled; $1 / \mathrm{f}$ noise floor is centered at <br> dc |
| 0 | 0 | W | Oh | Must write 0 |

### 8.6.2.18 Register 434h

Figure 8-34. Register 434h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | DIS DITH CHA | 0 | DIS DITH CHA | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $R=$ Read only; $W=$ Write only; $-n=$ value after reset
Table 8-27. Register 434h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | DIS DITH CHA | R/W | Oh | Set this bit with bits 5 and 4 of register 01h. <br> $00=$ Default <br> $11=$ Dither is disabled for channel A. In this mode, SNR typically <br> improves by 0.5 dB at 70 MHz. |
| 4 | 0 | W | Oh | Must write 0 |
| 3 | DIS DITH CHA | R/W | Oh | Set this bit with bits 5 and 4 of register 01h. <br> $00=$ Default <br> $11=$ Dither is disabled for channel A. In this mode, SNR typically <br> improves by 0.5 dB at 70 MHz. |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.6.2.19 Register 439h

Figure 8-35. Register 439h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | SP1 CHA | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-0h |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-28. Register 439h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | SP1 CHA | R/W | Oh | Special mode for best performance on channel A. <br> Always write 1 after reset. |
| $2-0$ | 0 | W | Oh | Must write 0 |

### 8.6.2.20 Register 51Dh

Figure 8-36. Register 51Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | HIGH IF MODE1 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-29. Register 51Dh Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | HIGH IF MODE1 | R/W | Oh | This bit improves HD3 for IF > 100 MHz. <br> $0=$ Normal operation <br> For best HD3 at IF > 100 MHz, set HIGH IF MODE[3:0] to 1111. |
| 0 | 0 | W | Oh | Must write 0 |

### 8.6.2.21 Register 522h

Figure 8-37. Register 522h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | DIS CHOP CHB | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $R=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-30. Register 522h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | DIS CHOP CHB | R/W | Oh | Disable chopper. <br> Set this bit to shift a 1/f noise floor at dc. <br> $0=1 / \mathrm{f}$ noise floor is centered at $\mathrm{f}_{\mathrm{S}} / 2$ (default) <br> $1=$ Chopper mechanism is disabled; $1 / \mathrm{f}$ noise floor is centered <br> at dc |
| 0 | 0 | W | Oh | Must write 0 |

### 8.6.2.22 Register 534h

Figure 8-38. Register 534h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | DIS DITH CHA | 0 | DIS DITH CHA | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-31. Register 534h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |

### 8.6.2.23 Register 539h

Figure 8-39. Register 539h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | SP1 CHB | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-32. Register 539h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | SP1 CHB | R/W | Oh | Special mode for best performance on channel B. <br> Always write 1 after reset. |

Table 8-32. Register 539h Description (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 0 | 0 | W | Oh | Must write 0 |

### 8.6.2.24 Register 608 h

Figure 8-40. Register 608h

| 7 | 6 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH IF MODE[3:2] | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-33. Register 608h Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | HIGH IF MODE[3:2] | R/W | Oh | This bit improves HD3 for IF > 100 MHz. <br> $0=$ Normal operation <br> For best HD3 at IF > 100 MHz, set HIGH IF MODE[3:0] to 1111. |
| $5-0$ | 0 | W | Oh | Must write 0 |

### 8.6.2.25 Register 70Ah

Figure 8-41. Register 70Ah

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIS CLK FILT | 0 | 0 | 0 | 0 | 0 | 0 | PDN SYSREF |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; $R=$ Read only; $\mathrm{W}=$ Write only; $-\mathrm{n}=$ value after reset
Table 8-34. Register 70Ah Description

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | DIS CLK FILT | R/W | Oh | Set this bit to improve wake-up time from global power-down <br> mode; see the Section 8.4.3.1 section for details. |
| $6-1$ | 0 | W | Oh | Must write 0 |
| 0 | PDN SYSREF | R/W | Oh | If the SYSREF pins are not used in the system, the SYSREF <br> buffer must be powered down by setting this bit. <br> $0=$ Normal operation <br> $1=$ Powers down the SYSREF buffer |

## 9 Applications and Implementation

## Note

Information in the following applications sections is not part of the TI component specification, and Tl does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 250 MHz to achieve good phase and amplitude balances at the ADC inputs. When designing the dc-driving circuits, the ADC input impedance must be considered. Figure 9-1 and Figure $9-2$ show the impedance ( $Z_{i n}=R_{\text {in }} \| C_{i n}$ ) across the ADC input pins.


Figure 9-1. Differential Input Resistance ( $\mathrm{R}_{\mathrm{IN}}$ )


Figure 9-2. Differential Input Capacitance ( $\mathrm{C}_{\mathrm{IN}}$ )

### 9.2 Typical Applications

### 9.2.1 Driving Circuit Design: Low Input Frequencies



Figure 9-3. Driving Circuit for Low Input Frequencies

### 9.2.1.1 Design Requirements

For optimum performance, the analog inputs must be driven differentially. An optional $5-\Omega$ to $15-\Omega$ resistor in series with each input pin can be kept to damp out ringing caused by package parasitic. The drive circuit may have to be designed to minimize the affect of kick-back noise generated by sampling switches opening and closing inside the ADC, as well as ensuring low insertion loss over the desired frequency range and matched impedance to the source.

### 9.2.1.2 Detailed Design Procedure

A typical application involving using two back-to-back coupled transformers is shown in Figure 9-3. This circuit is optimized for low input frequencies. An external R-C-R filter using $50-\Omega$ resistors and a $22-\mathrm{pF}$ capacitor is used with the series inductor ( 39 nH ); this combination helps absorb the sampling glitches.
To improve phase and amplitude balance of first transformer, the termination resistors can be split between two transformers. For example, $25-\Omega$ to $25-\Omega$ termination across the secondary winding of the second transformer can be changed to $50-\Omega$ to $50-\Omega$ termination and another $50-\Omega$ to $50-\Omega$ resistor can be placed inside the dashed box between the transformers in Figure 9-3.

### 9.2.1.3 Application Curve

Figure 9-4 shows the performance obtained by using the circuit shown in Figure 9-3.


Figure 9-4. Performance FFT at 10 MHz (Low Input Frequency)

### 9.2.2 Driving Circuit Design: Input Frequencies Between 100 MHz to 230 MHz



Figure 9-5. Driving Circuit for Mid-Range Input Frequencies ( $100 \mathbf{~ M H z}<\mathrm{f}_{\mathrm{IN}}<\mathbf{2 3 0} \mathbf{~ M H z}$ )

### 9.2.2.1 Design Requirements

See the Section 9.2.1.1 section for further details.

### 9.2.2.2 Detailed Design Procedure

When input frequencies are between 100 MHz to 230 MHz , an R-LC-R circuit can be used to optimize performance, as shown in Figure 9-5.

### 9.2.2.3 Application Curve

Figure 9-6 shows the performance obtained by using the circuit shown in Figure 9-5.

$\mathrm{f}_{\mathrm{S}}=125 \mathrm{MSPS}, \mathrm{SNR}=70 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN}}=170 \mathrm{MHz}, \mathrm{SFDR}=93.6 \mathrm{dBc}$
Figure 9-6. Performance FFT at $\mathbf{1 7 0} \mathbf{~ M H z}$ (Mid Input Frequency)

### 9.2.3 Driving Circuit Design: Input Frequencies Greater than $\mathbf{2 3 0} \mathbf{~ M H z}$



Figure 9-7. Driving Circuit for High Input Frequencies ( $\mathrm{f}_{\mathrm{IN}}>\mathbf{2 3 0} \mathbf{~ M H z}$ )

### 9.2.3.1 Design Requirements

See the Section 9.2.1.1 section for further details.

### 9.2.3.2 Detailed Design Procedure

For high input frequencies (> 230 MHz ), using the R-C-R or R-LC-R circuit does not show significant improvement in performance. However, a series resistance of $10 \Omega$ can be used as shown in Figure 9-7.

### 9.2.3.3 Application Curve

Figure 9-8 shows the performance obtained by using the circuit shown in Figure 9-7.


Figure 9-8. Performance FFT at $\mathbf{4 5 0} \mathbf{~ M H z}$ (High Input Frequency)

### 9.3 Power Supply Recommendations

The device requires a $1.8-\mathrm{V}$ nominal supply for AVDD and DVDD. There are no specific sequence power-supply requirements during device power-up. AVDD and DVDD can power up in any order.

### 9.4 Layout

### 9.4.1 Layout Guidelines

The ADC322x EVM layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 9-9. Some important points to remember during laying out the board are:

1. Analog inputs are located on opposite sides of the device pin out to make sure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pin out in opposite directions, as shown in the reference layout of Figure 9-9 as much as possible.
2. In the device pin out, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 9-9 as much as possible.
3. Keep digital outputs away from analog inputs. When these digital outputs exit the pin out, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from digital outputs to analog inputs and degrade performance. All digital output traces to the receiver (such as an FPGA or an ASIC) must be matched in length to avoid skew among outputs.
4. At each power-supply pin (AVDD and DVDD), a 0.1- $\mu \mathrm{F}$ decoupling capacitor must be kept close to the device. A separate decoupling capacitor group consisting of a parallel combination of $10-\mu \mathrm{F}, 1-\mu \mathrm{F}$, and $0.1-\mu \mathrm{F}$ capacitors can be kept close to the supply source.

### 9.4.2 Layout Example



Figure 9-9. Typical Layout of the ADC322x Board

## 10 Device and Documentation Support

### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.2 Support Resources

TI E2E ${ }^{\text {TM }}$ support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute Tl specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 10.3 Trademarks

PowerPAD ${ }^{\text {TM }}$ is a trademark of Texas Instruments, Inc.
TI E2E ${ }^{T M}$ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

### 10.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC3221IRGZR | ACTIVE | VQFN | RGZ | 48 | 2500 | RoHS \& Green | NIPDAUAG | Level-3-260C-168 HR | -40 to 85 | AZ3221 | Samples |
| ADC3221IRGZT | ACTIVE | VQFN | RGZ | 48 | 250 | RoHS \& Green | NIPDAUAG | Level-3-260C-168 HR | -40 to 85 | AZ3221 | Samples |
| ADC3222IRGZR | ACTIVE | VQFN | RGZ | 48 | 2500 | RoHS \& Green | NIPDAUAG | Level-3-260C-168 HR | -40 to 85 | AZ3222 | Samples |
| ADC3222IRGZT | ACTIVE | VQFN | RGZ | 48 | 250 | RoHS \& Green | NIPDAUAG | Level-3-260C-168 HR | -40 to 85 | AZ3222 | Samples |
| ADC3223IRGZR | ACTIVE | VQFN | RGZ | 48 | 2500 | RoHS \& Green | NIPDAUAG | Level-3-260C-168 HR | -40 to 85 | AZ3223 | Samples |
| ADC3223IRGZT | ACTIVE | VQFN | RGZ | 48 | 250 | RoHS \& Green | NIPDAUAG | Level-3-260C-168 HR | -40 to 85 | AZ3223 | Samples |
| ADC3224IRGZR | ACTIVE | VQFN | RGZ | 48 | 2500 | RoHS \& Green | NIPDAUAG | Level-3-260C-168 HR | -40 to 85 | AZ3224 | Samples |
| ADC3224IRGZT | ACTIVE | VQFN | RGZ | 48 | 250 | RoHS \& Green | NIPDAUAG | Level-3-260C-168 HR | -40 to 85 | AZ3224 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC3221IRGZR | VQFN | RGZ | 48 | 2500 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q2 |
| ADC3222IRGZR | VQFN | RGZ | 48 | 2500 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q2 |
| ADC3223IRGZR | VQFN | RGZ | 48 | 2500 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q2 |
| ADC3224IRGZR | VQFN | RGZ | 48 | 2500 | 330.0 | 16.4 | 7.3 | 7.3 | 1.5 | 12.0 | 16.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC3221IRGZR | VQFN | RGZ | 48 | 2500 | 350.0 | 350.0 | 43.0 |
| ADC3222IRGZR | VQFN | RGZ | 48 | 2500 | 350.0 | 350.0 | 43.0 |
| ADC3223IRGZR | VQFN | RGZ | 48 | 2500 | 350.0 | 350.0 | 43.0 |
| ADC3224IRGZR | VQFN | RGZ | 48 | 2500 | 350.0 | 350.0 | 43.0 |



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

VQFN-1 mm max height


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    (1) Crosstalk is measured with a $-1-\mathrm{dBFS}$ input signal on one channel and no input on the other channel.

