
TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced Lincmos™ High-speed 8-bit analog-to-digital Converters using modified "Flash" techniques

D2873, SEPTEMBER 1986-REVISED FEBRUARY 1989


- Advanced LinCMOS™ Silicon-Gate Technology
- 8-Bit Resolution
- Differential Reference Inputs
- Parallel Microprocessor Interface
- Conversion and Access Time Over Temperature Range
 Write-Read Mode . . . 1.18 μs and 1.92 μs
 Read Mode . . . 2.5 μs Max
- No External Clock or Oscillator Components Required
- On-Chip Track-and-Hold
- Low Power Consumption . . . 50 mW Typ
- Single 5-V Supply
- TLC0820B is Direct Replacement for National Semiconductor ADC0820B/BC and Analog Devices AD7820L/C/U; TLC0820A is Direct Replacement for National Semiconductor ADC0820C/CC and Analog Devices AD7820K/B/T

description

The TLC0820A, TLC0820B, ADC0820B. and ADC0820C are Advanced LinCMOS™ 8-bit analog-to-digital converters each consisting of two 4-bit "flash" converters, a 4-bit digital-toanalog converter, a summing (error) amplifier, control logic, and a result latch circuit. The modified "flash" technique allows low-power integrated circuitry to complete an 8-bit conversion in 1.18 us over temperature. The onchip track-and-hold circuit has a 100 ns sample window and allows these devices to convert continuous analog signals having slew rates of up to 100 mV/us without external sampling components. TTL-compatible three-state output drivers and two modes of operation allow interfacing to a variety of microprocessors. Detailed information on interfacing to most popular microprocessors is readily available from the factory.



TLC0820_M . . . FK PACKAGE
TLC0820_I, TLC0820_C . . . FN PACKAGE
ADC0820_CI, ADC0820_C . . . FN PACKAGE
(TOP:VIEW)



NC-No internal connection

The M-suffix devices are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The I-suffix devices are characterized for operation from $-40\,^{\circ}\text{C}$ to $85\,^{\circ}\text{C}$. The C-suffix devices are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$. See Available Options.

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.


T-51-10-08

AVAILABLE OPTIONS

SYMBO	LIZATION [†]	OPERATING	TOTAL		
DEVICE	PACKAGE	TEMPERATURE	UNADJUSTED		
DEVICE	SUFFIX	RANGE	ERROR		
TLC0820AC	DW, FN, N	0°C to 70°C	±1 LSB		
TLC0820AI	DW, FN, N	-40°C to 85°C	±1 LSB		
TLC0820AM	DW, FK, J, N	-55°C to 125°C	± 1 LSB		
TLC0820BC	DW, FN, N	0°C to 70°C	±0.5 LSB		
TLC0820BI	DW, FN, N	-40°C to 85°C	±0.5 LSB		
TLC0820BM	DW, FK, J, N	-55°C to 125°C	±0.5 LSB		
ADC0820BC	DW, FN, N	0°C to 70°C	±0.5 LSB		
ADC0820BCI	DW, FN, N	-40°C to 85°C	±0.5 LSB		
ADC0820CC	DW, FN, N	0°C to 70°C	± 1 LSB		
ADC0820CCI	DW, FN, N	-40°C to 85°C	±1 LSB		

[†]In many instances, these ICs may have both TLC0820 and ADC0820 labeling on the package.

functional block diagram



50E D

TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced Lincmos™ High-speed 8-bit analog-to-digital Converters using modified "Flash" techniques

PIN		DESCRIPTION 7.57-10-					
NAME	NUMBER	DESCRIPTION / O/ / U					
ANLG IN	1	Analog input					
CS	13	This input must be low in order for RD or WR to be recognized by the ADC.					
D0	2	Three-state data output, bit 1 (LSB)					
D1	3	Three-state data output, bit 2					
D2	4	Three-state data output, bit 3					
D3	5	Three-state data output, bit 4					
D4	14	Three-state data output, bit 5					
D5	15	Three-state data output, bit 6					
D6	16	Three-state data output, bit 7					
D7	17	Three-state data output, bit 8 (MSB)					
GND	10	Ground					
INT	9	In the WRITE-READ mode, the interrupt output, INT, going low indicates that the internal count-down delay time,					
		$t_{d(int)}$, is complete and the data result is in the output latch. $t_{d(int)}$ is typically 800 ns starting after the rising					
		edge of the WR input (see operating characteristics and Figure 3). If RD goes low prior to the end of td(int),					
		INT goes low at the end of to the conversion results are available sooner (see Figure 2). INT is reset by the					
		rising edge of either RD or CS.					
MODE	7	Mode-selection input. It is internally tied to GND through a 50-μA current source, which acts like a pull-down					
		resistor.					
		READ mode: Occurs when this input is low.					
		WRITE-READ mode: Occurs when this input is high.					
NC	19	No internal connection					
OFLW	18	Normally the OFLW output is a logical high. However, if the analog input is higher than the VREF+, OFLW					
		will be low at the end of conversion. It can be used to cascade 2 or more devices to improve resolution (9					
		or 10-bits).					
RD	8	In the WRITE-READ mode with CS low, the 3-state data outputs D0 through D7 are activated when RD goes					
		low. RD can also be used to increase the conversion speed by reading data prior to the end of the internal					
		count-down delay time. As a result, the data transferred to the output latch is latched after the falling edge of RD.					
		In the READ mode with CS low, the conversion starts with RD going low. RD also enables the three-state					
		data outputs upon completion of the conversion. The RDY output going into the high-impedance state and					
		INT going low indicates completion of the conversion.					
REF -	11	This input voltage is placed on the bottom of the resistor ladder.					
REF +	12	This input voltage is placed on the top of the resistor ladder.					
Vcc	20	Power supply voltage					
WR/RDY	6	In the WRITE-READ mode with CS low, the conversion is started on the falling edge of the WR input signal					
AAU/UD I	Ū	The result of the conversion is strobed into the output latch after the internal count down delay time, td(int)					
		provided that the RD input does not go low prior to this time. t _{d(int)} is approximately 800 ns.					
		In the READ mode, RDY (an open-drain output) will go low after the falling edge of CS, and will go into the					
		high-impedance state when the conversion is strobed into the output latch. It is used to simplify the interface					
		to a microprocessor system.					

TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced Lincmos™ High-speed 8-bit analog-to-digital Converters using modified "Flash" techniques

T-57-10-08

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	TLC0820_M	TLC0820I ADC0820CI	TLC0820C ADC0820C	UNIT	
Supply voltage, V _{CC} (see Note 1)	10	10	10	V	
Input voltage range, all inputs (see Note 1)	-0.2 to	-0.2 to	-0.2 to	v	
mput voltage range, air inputs (see Note 1)	10 10 10 10 10 10 10 10	٧.			
Output voltage range, all outputs (see Note 1)	-0.2 to	-0.2 to	-0.2 to	v	
Cutput Voitage range, an outputs (see Note 1)	V _{CC} +0.2	V _{CC} +0.2	V _{CC} +0.2	V	
Operating free-air temperature range	- 55 to 125	-40 to 85	0 to 70	°C	
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C	
Case temperature for 60 seconds: FK package	260			°C	
Case temperature for 10 seconds: FN package		260	260	°C	
Lead temperature 1,6 mm (1/16 inch) from case					
for 60 seconds: J package	300			°C	
Lead temperature 1,6 mm (1/16 inch) from case	000	222			
for 10 seconds: DW or N package	260	260	260	°C	

NOTE 1: All voltages are with respect to network ground terminal, pin 10.

recommended operating conditions

			TLC0820_M		TLC0820_I ADC0820_CI			TLC0820_C ADC0820_C			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage,	Supply voltage, V _{CC}			5	. 8	4.5	5	8	4.5	5	8	V
Analog input vo	Itage		-0.1	'	CC+0.1	-0.1	1	/cc+0.1	-0.1	١	'CC+0.1	V
Positive reference	ce voltage, VRE	+ .	VREF -		Vcc	VREF -		Vcc	VREF -		Vcc	V
Negative referer	nce voltage, VRE	F –	GND		VREF+	GND		VREF+	GND		VREF+	. V
	$V_{CC} = 4.75 V$	CS, WR/RDY, RD	2			2			2		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	v
voltage, V _{IH}	to 5.25 V	MODE	3.5			3.5		ĺ	3.5			V
Low-level input	$V_{CC} = 4.75 V$	CS, WR/RDY, RD			0.8			0.8			0.8	
voltage, Vլլ	to 5.25 V	MODE		,	1.5			1.5			1.5	٧
Delay to next conversion, t _{d(NC)} (see Figures 1, 2, 3, and 4)		500			500			500			ns	
Delay time from WR to RD in write-read mode, town (see Figure 2)		0.4			0.4			0.4			μS	
Write-pulse duration in write-read mode, t _{ww} (see Figures 2, 3, and 4)			0.5		50	0.5		50	0.5		50	μS
Operating free-air temperature, TA			- 55	-	125	-40		85	0		70	°C

TLC0820A, TLC0820B, ADC0820B, ADC0820C Advanced LinCMOS™ HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL

CONVERTERS USING MODIFIED "FLASH" TECHNIQUES

electrical characteristics at specified operating free-air temperature, VCC = 5 V (unless otherwise noted)

	PARAMETER		TEST COND	ITONS	MIN	TYP [†]	MAX	UNIT	
	,		$V_{CC} = 4.75 \text{ V},$	Full range	2.4	•	1.0	7 -//	
۷он	High-level output voltage	Any D, INT, or OFLW	I _{OH} = -360 μA				그	/ _v /`	
TOHgi. total carpat totage	7.1.17 67 11.17 61 61 61	$V_{CC} = 4.75 V,$	Full range	4.5					
			I _{OH} = -10 μA	25 °C	4.6				
۷nı	Low-level output voltage	Any D, OFLW, INT,	$V_{CC} = 5.25 \text{ V},$	Full range			0.4	v	
VOL.	Low-level output voltage	or WR/RDY	I _{QL} = 1.6 mA 25 °C 0.34						
		CS or RD		Full range		0.005	1		
		WR/RDY		Full range					
IH	High-level input current	WHINDI	V _{IH} = 5 V	25°C		0.34 V 0.005 1 3 0.1 0.3 200 50 170 -0.005 -1 μA 3 0.1 0.3 -3 -0.1 -0.3 3 0.1 0.3 μA -3 -0.1 -0.3 4 μA -12 -9 6 2.3 5.3 πA πA 7.5 13 πA			
	•	MODE	•	Full range			200	ν μΑ μΑ μΑ ΜΑ	
	*	WODE		25°C		50	170		
lL.	Low-level input current	CS, WR/RDY, RD, or MODE	V _{IL} = 0	Full range		- 0.005	-1	μΑ	
		V- EV	Full range			3			
	Off-state (high-impedance	Any D or WR/RDY	.V _O = 5 V	25 °C		0.1	0.3		
loz	state) output current			Full range			-3	μА	
			V _O = 0	25 °C		~0.1	-0.3		
			CS at 5 V,	Full range			3		
			V _I = 5 V	25 °C			0.3		
ı	Analog input current		CS at 5 V,	Full range			- 3	μΑ	
	•		V _I = 0	25°C			-0.3		
		Any D, OFLW, INT,		Full range	7				
		or WR/RDY	V ₀ = 5 V	25°C	8.4	14		1	
	-	hort-circuit output current Any D or OFLW		Full range	-6			۱^	
los	Short-circuit output current			25°C	-7.2	-12		MA	
				V _O = 0	Full range	-4.5			
				25 °C	-5.3	-9			
				Full range	1.25		6		
R _{ref}	ref Reference resistance			25 °C	1.4	2.3	5.3	1 K12	
			CS, WR/RDY,	Full range	1		15		
ICC Supply current		•	and RD at 0 V	25°C	1	7.5	13	1 ^{mA}	
		Any digital	<u> </u>	1		- 5			
Ci	Input capacitance	ANLG IN	1	Full range	45			7 pr	
Co	Output capacitance	Any digital		Full range	1		5	pF	

[†]All typical values are at $T_A = 25$ °C.

T-51-10-08

operating characteristics, VCC = 5 V, VREF + 5 V, VREF - 6 V, VREF - 6 V, VREF - 6 V(unless otherwise noted)

!	PARAMETER	TEST CONDITIONS		TLC0820B ADC0820B MIN TYP MAX			TLC0820A ADC0820C			UNIT
ksvs	Supply voltage sensitivity	V _{CC} = 5 V ± 5%,	V _{CC} = 5 V ± 5%, T _A = MIN to MAX		± 1/16	MAX ± 1/4	MIN	TYP ± 1/16	MAX ± 1/4	LSB
	Total unadjusted error	MODE pin at 0 V, T,	A = MÍN to MAX			1/2			1	LSB
t _{convR}	Read mode conversion time		MODE pin at 0 V, See Figure 1		1.6	2.5		1.6	2.5	μS
^t d(int)	Internal count- down delay time	MODE pin at 5 V, C _L = 50 pF, See Figures 3 and 4			800	1300		800	1300	ns
^t aR	Access time from RD4	MODE pin at 0 V, See Figure 1		1	tconvR + 20	t _{convR} +50		t _{convR} + 20	tconvR +50	'ns
		MODE pin at 5 V,	C _L = 15 pF		190	280		190	280	
^t aR1	Access time from RD↓	^t dWR < ^t d(int), See Figure 2	C _L = 100 pF		210	320		210	320	ns
		MODE pin at 5 V,	C _L = 15 pF		70	120	•	70	120	
^t aR2	Access time from RD1	^t dWR > ^t d(int) See Figure 3	C _L = 100 pF		90	150		90	150	ns
taiNT	Access time from INT↓	MODE pin at 5 V, Se	e Figure 4		20	50		20	50	ns
t _{dis}	Disable time from RD1	$R_L = 1 k\Omega$, See Figures 1, 2, 3,	$R_L = 1 \text{ k}\Omega$, $C_L = 10 \text{ pF}$, See Figures 1, 2, 3, and 5		70	95		. 70	95	ns
tdRDY	Delay time from CS↓ to RDY↓	MODE pin at 0 V, See Figure 1	MODE pin at 0 V, C _L = 50 pF, See Figure 1		50	100		50	100	ns
^t dRIH	Delay time from	C _L = 50 pF, See Figures 1, 2, and	C _L = 50 pF, See Figures 1, 2, and 3		125	225		125	225	ns
^t dRIL	Delay time from RD↓ to INT↓	MODE pin at 5 V, t _{dWR} < t _{d(int)} , See Figure 2			200	290		200	290	ns
tdWlH	Delay time from WR↑ to INT↑	MODE pin at 5 V, See Figure 4	C _L = 50 pF,		175	270		175	270	ns
	Slew rate tracking				0.1			0.1		V/μs

[†]Total unadjusted error includes offset, full-scale, and linearity errors.




FIGURE 1. READ MODE WAVEFORMS (MODE PIN LOW)




FIGURE 2. WRITE-READ MODE WAVEFORMS [MODE PIN HIGH AND $t_{dWR} < t_{d(int)}$]

FIGURE 3. WRITE-READ WAVEFORMS
[MODE PIN HIGH AND tdWR > td(int)]




FIGURE 4. WRITE-READ MODE WAVEFORMS (STAND-ALONE OPERATION, MODE PIN HIGH, AND RD LOW)



T-51-10-08

PARAMETER MEASUREMENT INFORMATION




FIGURE 5. TEST CIRCUIT AND VOLTAGE WAVEFORMS

PRINCIPLES OF OPERATION

T-51-10-08

The TLC0820A, TLC0820B, ADC0820B and ADC0820C each employ a combination of "sampled-data" comparator techniques and "flash" techniques common to many high-speed converters. Two 4-bit "flash" analog-to-digital conversions are used to give a full 8-bit output.

The recommended analog input voltage range for conversion is -0.1 V to VCC+0.1 V. Analog input signals that are less than VRFF + 1/2 LSB or greater than VRFF + - 1/2 LSB convert to 00000000 or 111111111 respectively. The reference inputs are fully differential with common-mode limits defined by the supply rails. The reference input values define the full-scale range of the analog input. This allows the gain of the ADC to be varied for ratiometric conversion by changing the VRFF + and VRFF - voltages.

The device operates in two modes, read (only) and write-read, which are selected by the MODE pin (pin 7). The converter is set to the read (only) mode when pin 7 is low. In the read mode, the WR/RDY pin is used as an output and is referred to as the "ready" pin. In this mode, a low on the "ready" pin while CS is low indicates that the device is busy. Conversion starts on the falling edge of RD and is completed no more than 2.5 us later when INT falls and the "ready" pin returns to a high-impedance state. Data outputs also change from high-impedance to active states at this time. After the data is read, RD is taken high, INT returns high, and the data outputs return to their high-impedance states.

The converter is set to the write-read mode when pin 7 is high and WR/RDY is referred to as the "write" pin. Taking CS and the "write" pin low selects the converter and initiates measurement of the input signal. Approximately 600 ns after the "write" pin returns high, the conversion is completed. Conversion starts on the rising edge of WR/RDY in the write-read mode.

The high-order 4-bit "flash" ADC measures the input by means of 16 comparators operating simultaneously. A high precision 4-bit DAC then generates a discrete analog voltage from the result of that conversion. After a time delay, a second bank of comparators does a low-order conversion on the analog difference between the input level and the high-order DAC output. The results from each of these conversions enter an 8-bit latch and are output to the three-state buffers on the falling edge of RD.

T-51-10-08

TYPICAL APPLICATION DATA




FIGURE 6. CONFIGURATION FOR 9-BIT RESOLUTION