

SLAS722G - DECEMBER 2010 - REVISED MAY 2013

# MIXED SIGNAL MICROCONTROLLER

# FEATURES

- Low Supply Voltage Range: 1.8 V to 3.6 V
- **Ultra-Low Power Consumption** 
  - Active Mode: 220 µA at 1 MHz, 2.2 V
  - Standby Mode: 0.5 µA
  - Off Mode (RAM Retention): 0.1 µA
- **Five Power-Saving Modes**
- Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs
- 16-Bit RISC Architecture, 62.5-ns Instruction **Cycle Time**
- **Basic Clock Module Configurations** 
  - Internal Frequencies up to 16 MHz With Four Calibrated Frequencies
  - Internal Very-Low-Power Low-Frequency (LF) Oscillator
  - 32-kHz Crystal
  - External Digital Clock Source
- One 16-Bit Timer A With Three ٠ Capture/Compare Registers
- Up to 16 Capacitive-Touch Enabled I/O Pins

- Universal Serial Interface (USI) Supporting SPI and I2C
- 10-Bit 200-ksps Analog-to-Digital (A/D) Converter With Internal Reference, Sampleand-Hold, and Autoscan (MSP430G2x52 Only)
- **On-Chip Comparator for Analog**
- **Brownout Detector**
- Serial Onboard Programming, ٠ No External Programming Voltage Needed, **Programmable Code Protection by Security** Fuse
- **On-Chip Emulation Logic With Spy-Bi-Wire** Interface
- Family Members are Summarized in Table 1
- **Package Options** 
  - TSSOP: 14 Pin, 20 Pin
  - PDIP: 20 Pin
  - QFN: 16 Pin
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

# DESCRIPTION

The Texas Instruments MSP430<sup>™</sup> family of ultra-low-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430G2x52 and MSP430G2x12 series of microcontrollers are ultra-low-power mixed signal microcontrollers with built-in 16-bit timers, and up to 16 I/O capacitive-touch enabled pins and built-in communication capability using the universal serial communication interface and have a versatile analog comparator. The MSP430G2x52 series have a 10-bit A/D converter. For configuration details see Table 1. Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. MSP430 is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



www.ti.com

Table 1. Available Options <sup>(1)</sup>										
Device	EEM	Flash (KB)	RAM (B)	Timer_A	Comp_A Channel	ADC10 Channel	USI	Clock	I/O	Package Type <sup>(2)</sup>
MSP430G2452IN20									16	20-PDIP
MSP430G2452IPW20	1	8	256	1x TA3	8	8	1		16	20-TSSOP
MSP430G2452IRSA16	1	8	256	TX TA3	8			LF, DCO, VLO	10	16-QFN
MSP430G2452IPW14									10	14-TSSOP
MSP430G2352IN20									16	20-PDIP
MSP430G2352IPW20			050	4		0			16	20-TSSOP
MSP430G2352IRSA16	1	4	256	1x TA3	8	8	1	LF, DCO, VLO	10	16-QFN
MSP430G2352IPW14									10	14-TSSOP
MSP430G2252IN20									16	20-PDIP
MSP430G2252IPW20			050	4		8	1	LF, DCO, VLO	16	20-TSSOP
MSP430G2252IRSA16	1	2	256	1x TA3	8				10	16-QFN
MSP430G2252IPW14									10	14-TSSOP
MSP430G2152IN20									16	20-PDIP
MSP430G2152IPW20	1		128	4	8	0			16	20-TSSOP
MSP430G2152IRSA16		1		1x TA3		8	1	LF, DCO, VLO	10	16-QFN
MSP430G2152IPW14									10	14-TSSOP
MSP430G2412IN20									16	20-PDIP
MSP430G2412IPW20			256	1x TA3	8	-	1	LF, DCO, VLO	16	20-TSSOP
MSP430G2412IRSA16	1	8							10	16-QFN
MSP430G2412IPW14									10	14-TSSOP
MSP430G2312IN20									16	20-PDIP
MSP430G2312IPW20			050		_				16	20-TSSOP
MSP430G2312IRSA16	1	4	256	1x TA3	8	-	1	LF, DCO, VLO	10	16-QFN
MSP430G2312IPW14									10	14-TSSOP
MSP430G2212IN20									16	20-PDIP
MSP430G2212IPW20			050	4 746					16	20-TSSOP
MSP430G2212IRSA16	1	2	256	1x TA3	8	-	1	LF, DCO, VLO	10	16-QFN
MSP430G2212IPW14									10	14-TSSOP
MSP430G2112IN20									16	20-PDIP
MSP430G2112IPW20			465		-			LF, DCO, VLO	16	20-TSSOP
MSP430G2112IRSA16	1	1	128	1x TA3	8	-	1		10	16-QFN
MSP430G2112IPW14									10	14-TSSOP

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.






SLAS722G - DECEMBER 2010-REVISED MAY 2013

# **DEVICE PINOUTS**



NOTE: ADC10 pin functions are available only on MSP430G2x52.

NOTE: The pulldown resistors of port pins P2.0, P2.1, P2.2, P2.3, P2.4, and P2.5 should be enabled by setting P2REN.x = 1.



NOTE: ADC10 pin functions are available only on MSP430G2x52.


NOTE: The pulldown resistors of port pins P2.0, P2.1, P2.2, P2.3, P2.4, and P2.5 should be enabled by setting P2REN.x = 1.

N O	PR PW PACKAGE (TOP VIEW)	
DVCC	<b>o</b> 1 20	DVSS
P1.0/TA0CLK/ACLK/A0/CA0	2 19	D XIN/P2.6/TA0.1
P1.1/TA0.0/A1/CA1 🞞	3 18	DXOUT/P2.7
P1.2/TA0.1/A2/CA2 <b>II</b>	4 17	DTEST/SBWTCK
P1.3/ADC10CLK/CAOUT/VREF-/VEREF-/A3/CA3 I	5 16	<b>D</b> RST/NMI/SBWTDIO
P1.4/TA0.2/SMCLK/A4/VREF+/VEREF+/CA4/TCK I	6 15	D P1.7/SDI/SDA/CAOUT/A7/CA7/TDO/TDI
P1.5/TA0.0/SCLK/A5/CA5/TMS II	7 14	DP1.6/TA0.1/SDO/SCL/A6/CA6/TDI/TCLK
P2.0 <b>II</b>	8 13	<b>D</b> P2.5
P2.1 <b>¤</b>	9 12	2 <b>D</b> P2.4
P2.2 <b>I</b>	10 11	<b>□</b> P2.3

NOTE: ADC10 pin functions are available only on MSP430G2x52.




www.ti.com



FUNCTIONAL BLOCK DIAGRAMS

# NOTE: Port P2. Two pins are available on the 14-pin and 16-pin package options. Eight pins are available on the 20-pin package options.



## Functional Block Diagram, MSP430G2x12

NOTE: Port P2. Two pins are available on the 14-pin and 16-pin package options. Eight pins are available on the 20-pin package options.



#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

# **TERMINAL FUNCTIONS**

## **Table 2. Terminal Functions**

TERMINAL								
		NO.		I/O	DESCRIPTION			
NAME	14 PW	16 RSA	20 N, PW					
P1.0/					General-purpose digital I/O pin			
TA0CLK/					Timer0_A, clock signal TACLK input			
ACLK/	2	1	2	I/O	ACLK signal output			
A0/					ADC10 analog input A0 <sup>(1)</sup>			
CA0					Comparator_A+, CA0 input			
P1.1/					General-purpose digital I/O pin			
TA0.0/	2	2	2	1/0	Timer0_A, capture: CCI0A input, compare: Out0 output			
A1/	3	2	3	I/O	ADC10 analog input A1 <sup>(1)</sup>			
CA1					Comparator_A+, CA1 input			
P1.2/					General-purpose digital I/O pin			
TA0.1/		2	4	1/0	Timer0_A, capture: CCI1A input, compare: Out1 output			
A2/	4	3 4		I/O	ADC10 analog input A2 <sup>(1)</sup>			
CA2					Comparator_A+, CA2 input			
P1.3/					General-purpose digital I/O pin			
ADC10CLK/					ADC10, conversion clock output <sup>(1)</sup>			
CAOUT/	-		-	I/O	Comparator_A+, output			
A3/	5	4	4 5		ADC10 analog input A3 <sup>(1)</sup>			
VREF-/VEREF-/					ADC10 negative reference voltage <sup>(1)</sup>			
CA3					Comparator_A+, CA3 input			
P1.4/					General-purpose digital I/O pin			
SMCLK/					SMCLK signal output			
TA0.2/					Timer0_A, capture: CCI2A input, compare: Out2 output			
A4/	6	5	6	I/O	ADC10 analog input A4 <sup>(1)</sup>			
VREF+/VEREF+/					ADC10 positive reference voltage <sup>(1)</sup>			
CA4/					Comparator_A+, CA4 input			
тск					JTAG test clock, input terminal for device programming and test			
P1.5/					General-purpose digital I/O pin			
TA0.0/					Timer0_A, compare: Out0 output			
SCLK/	7	C	7	1/0	USI: clk input in I2C mode; clk in/output in SPI mode			
A5/	7	6	7	I/O	ADC10 analog input A5 <sup>(1)</sup>			
CA5/					Comparator_A+, CA5 input			
TMS					JTAG test mode select, input terminal for device programming and test			
P1.6/					General-purpose digital I/O pin			
TA0.1/					Timer0_A, compare: Out1 output			
SDO/					USI: Data output in SPI mode			
SCL/	8	7	14	I/O	USI: I2C clock in I2C mode			
A6/					ADC10 analog input A6 <sup>(1)</sup>			
CA6/					Comparator_A+, CA6 input			
TDI/TCLK					JTAG test data input or test clock input during programming and test			

Г

#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

Table 2.	Terminal	Functions	(continued)
	i ci i i i i i i i i i i i i i i i i i	i unotiono	(oonunaca)

TERMINAL								
		NO.			DESCRIPTION			
NAME	14 PW			I/O	DESCRIPTION			
P1.7/					General-purpose digital I/O pin			
CAOUT/					Comparator_A+, output			
SDI/					USI: Data input in SPI mode			
SDA/	9	8	15	I/O	USI: I2C data in I2C mode			
A7/					ADC10 analog input A7 <sup>(1)</sup>			
CA7/					Comparator_A+, CA7 input			
TDO/TDI <sup>(2)</sup>					JTAG test data output terminal or test data input during programming and test			
P2.0	-	-	8	I/O	General-purpose digital I/O pin			
P2.1	-	-	9	I/O	General-purpose digital I/O pin			
P2.2	-	-	10	I/O	General-purpose digital I/O pin			
P2.3	-	-	11	I/O	General-purpose digital I/O pin			
P2.4	-	-	12	I/O	General-purpose digital I/O pin			
P2.5	-	-	13	I/O	General-purpose digital I/O pin			
XIN/					Input terminal of crystal oscillator			
P2.6/	13	12	19	I/O	General-purpose digital I/O pin			
TA0.1					Timer0_A, compare: Out1 output			
XOUT/	40		40	I/O	Output terminal of crystal oscillator <sup>(3)</sup>			
P2.7	12	11	18	1/0	General-purpose digital I/O pin			
RST/					Reset			
NMI/	10	9	16	Ι	Nonmaskable interrupt input			
SBWTDIO					Spy-Bi-Wire test data input/output during programming and test			
TEST/	11	10	17	I	Selects test mode for JTAG pins on port 1. The device protection fuse is connected to TEST.			
SBWTCK					Spy-Bi-Wire test clock input during programming and test			
DVCC	1	16	1	NA	Supply voltage			
AVCC	-	15	-	NA	Supply voltage			
DVSS	14	14	20	NA	Ground reference			
AVSS	-	13	-	NA	Ground reference			
NC	-	-	-	NA	Not connected			
QFN Pad	-	Pad	-	NA	QFN package pad connection to V <sub>SS</sub> recommended.			

(2) (3)

TDO or TDI is selected via JTAG instruction. If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



www.ti.com



SLAS722G - DECEMBER 2010 - REVISED MAY 2013

# SHORT-FORM DESCRIPTION

## CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

#### Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

#### **Table 3. Instruction Word Formats**

FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	R4 + R5> R5
Single operands, destination only	CALL R8	PC ->(TOS), R8-> PC
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0

#### Table 4. Address Mode Descriptions<sup>(1)</sup>

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION				
Register	$\checkmark$	~	MOV Rs,Rd	MOV R10,R11	R10 – -> R11				
Indexed	✓	~	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)				
Symbolic (PC relative)	✓	~	MOV EDE,TONI		M(EDE) – -> M(TONI)				
Absolute	✓	~	MOV &MEM,&TCDAT		M(MEM) – -> M(TCDAT)				
Indirect	1		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) – -> M(Tab+R6)				
Indirect autoincrement	1		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) – -> R11 R10 + 2– -> R10				
Immediate	1		MOV #X,TONI	MOV #45,TONI	#45 – -> M(TONI)				

(1) S = source, D = destination

# TEXAS INSTRUMENTS

www.ti.com

## **Operating Modes**

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
  - DCO's dc generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator is disabled
  - Crystal oscillator is stopped



## Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, if flash is not programmed) the CPU goes into LPM4 immediately after power-up.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY						
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range <sup>(1)</sup>	PORIFG RSTIFG WDTIFG KEYV <sup>(2)</sup>	Reset	OFFFEh	31, highest						
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG <sup>(2)(3)</sup>	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30						
			0FFFAh	29						
			0FFF8h	28						
Comparator_A+	CAIFG <sup>(4)</sup>	maskable	0FFF6h	27						
Watchdog Timer+ WDTIFG		maskable	0FFF4h	26						
Timer0_A3	TACCR0 CCIFG <sup>(4)</sup>	maskable	0FFF2h	25						
Timer0_A3	TACCR2 TACCR1 CCIFG. TAIFG <sup>(2)(4)</sup>	maskable	0FFF0h	24						
			0FFEEh	23						
			0FFECh	22						
ADC10 <sup>(5)</sup>	ADC10IFG <sup>(4)(5)</sup>	maskable	0FFEAh	21						
USI	USIIFG, USISTTIFG <sup>(2)(4)</sup>	maskable	0FFE8h	20						
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>	maskable	0FFE6h	19						
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>	maskable	0FFE4h	18						
			0FFE2h	17						
			0FFE0h	16						
See <sup>(6)</sup>			0FFDEh to 0FFC0h	15 to 0, lowes						

#### Table 5. Interrupt Sources, Flags, and Vectors

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) MSP430G2x52 only

(6) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.



www.ti.com

# **Special Function Registers (SFRs)**

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend	rw:	Bit can be read and written.
	rw-0,1:	Bit can be read and written. It is reset or set by PUC.
	rw-(0,1):	Bit can be read and written. It is reset or set by POR.
		SFR bit is not present in device.

## Table 6. Interrupt Enable Register 1 and 2

Address	7	6	5	4	3	2	1	0			
00h			ACCVIE	NMIIE			OFIE	WDTIE			
			rw-0	rw-0			rw-0	rw-0			
WDTIE		Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.									
OFIE	Oscillator	fault interrupt e	enable								
NMIIE	(Non)mas	(Non)maskable interrupt enable									
ACCVIE	Flash acc	Flash access violation interrupt enable									

Address	7	6	5	4	3	2	1	0
01h								

#### Table 7. Interrupt Flag Register 1 and 2

Address	7	6	5	4	3	2	1	0	
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG	
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)	
WDTIFG			verflow (in watch or a reset conditi						
OFIFG	Flag set or	n oscillator faul	t.						
PORIFG	Power-On	Power-On Reset interrupt flag. Set on V <sub>CC</sub> power-up.							
RSTIFG	External re	eset interrupt fla	ag. Set on a res	et condition at $\overline{F}$	RST/NMI pin in r	eset mode. Res	et on V <sub>CC</sub> powe	er-up.	
NMIIFG	Set via RS	External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V <sub>CC</sub> power-up. Set via RST/NMI pin							
Addross	7	6	F	4	2	2	1	0	

Address	7	6	5	4	3	2	1	0
03h								



**Memory Organization** 

SLAS722G - DECEMBER 2010 - REVISED MAY 2013

www.ti.com

			lemory organization		
		MSP430G2112 MSP430G2152	MSP430G2212 MSP430G2252	MSP430G2312 MSP430G2352	MSP430G2412 MSP430G2452
Memory	Size	1kB	2kB	4kB	8kB
Main: interrupt vector	Flash	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0
Main: code memory	Flash	0xFFFF to 0xFC00	0xFFFF to 0xF800	0xFFFF to 0xF000	0xFFFF to 0xE000
Information memory	Size	256 Byte	256 Byte	256 Byte	256 Byte
	Flash	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h
RAM	Size	128 B	256 B	256 B	256 B
		0x027F to 0x0200	0x02FF to 0x0200	0x02FF to 0x0200	0x02FF to 0x0200
Peripherals	16-bit	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h
	8-bit	0FFh to 010h	0FFh to 010h	0FFh to 010h	0FFh to 010h
	8-bit SFR	0Fh to 00h	0Fh to 00h	0Fh to 00h	0Fh to 00h

## Table 8. Memory Organization

# **Flash Memory**

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is required.



# Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x2xx Family User's Guide* (SLAU144).

### **Oscillator and System Clock**

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1  $\mu$ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

#### Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value structure.

	Table 5. Tags osca by the Abo ballbration Tags						
NAME	ADDRESS	DESCRIPTION					
TAG_DCO_30	0x10F6	0x01	DCO frequency calibration at $V_{CC}$ = 3 V and $T_A$ = 30°C at calibration				
TAG_ADC10_1	0x10DA	0x10	ADC10_1 calibration tag				
TAG_EMPTY	-	0xFE	Identifier for empty memory areas				

## Table 9. Tags Used by the ADC Calibration Tags

#### Table 10. Labels Used by the ADC Calibration Tags

LABEL	CONDITION AT CALIBRATION / DESCRIPTION	SIZE	ADDRESS OFFSET
CAL_ADC_25T85	INCHx = 0x1010, REF2_5 = 1, T <sub>A</sub> = 85°C	word	0x0010
CAL_ADC_25T30	INCHx = 0x1010, REF2_5 = 1, T <sub>A</sub> = 30°C	word	0x000E
CAL_ADC_25VREF_FACTOR	REF2_5 = 1, $T_A = 30^{\circ}C$ , $I_{(VREF+)} = 1$ mA	word	0x000C
CAL_ADC_15T85	INCHx = 0x1010, REF2_5 = 0, T <sub>A</sub> = 85°C	word	0x000A
CAL_ADC_15T30	INCHx = 0x1010, REF2_5 = 0, T <sub>A</sub> = 30°C	word	0x0008
CAL_ADC_15VREF_FACTOR	REF2_5 = 0, $T_A = 30^{\circ}C$ , $I_{(VREF+)} = 0.5 \text{ mA}$	word	0x0006
CAL_ADC_OFFSET	External VREF = 1.5 V, f <sub>(ADC10CLK)</sub> = 5 MHz	word	0x0004
CAL_ADC_GAIN_FACTOR	External VREF = 1.5 V, f <sub>(ADC10CLK)</sub> = 5 MHz	word	0x0002
CAL_BC1_1MHz	-	byte	0x0009
CAL_DCO_1MHz	-	byte	0x00008
CAL_BC1_8MHz	-	byte	0x0007
CAL_DCO_8MHz	-	byte	0x0006
CAL_BC1_12MHz	-	byte	0x0005
CAL_DCO_12MHz	-	byte	0x0004
CAL_BC1_16MHz	-	byte	0x0003
CAL_DCO_16MHz	-	byte	0x0002



#### **Main DCO Characteristics**

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ..., RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S<sub>DCO</sub>.
- Modulation control bits MODx select how often f<sub>DCO(RSEL,DCO+1)</sub> is used within the period of 32 DCOCLK cycles. The frequency f<sub>DCO(RSEL,DCO)</sub> is used for the remaining cycles. The frequency is an average equal to: <sup>32 × f</sup><sub>DCO(RSEL,DCO)</sub> <sup>× f</sup><sub>DCO(RSEL,DCO+1)</sub>

 $f_{average} = \frac{DOC(ROLE, DOC)}{MOD \times f_{DCO(RSEL, DCO)} + (32 - MOD) \times f_{DCO(RSEL, DCO+1)}}$ 

### Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

# **Digital I/O**

There are two 8-bit I/O ports implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition(port P1 and port P2 only) is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and port P2, if available.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.
- Each I/O has an individually programmable pin-oscillator enable bit to enable low-cost capacitive-touch detection.

#### WDT+ Watchdog Timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



#### Timer0\_A3

Timer0\_A3 is a 16-bit timer/counter with three capture/compare registers. Timer0\_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0\_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPU	JT PIN NUME	BER	DEVICE	MODULE	MODULE	MODULE	OUTPUT PIN NUM		IBER			
N20, PW20	PW14	RSA16	INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	N20, PW20	PW14	RSA16			
P1.0-2	P1.0-2	P1.0-1	TACLK	TACLK								
			ACLK	ACLK	Timor	NIA						
			SMCLK	SMCLK	Timer	NA						
PinOsc	PinOsc	PinOsc		INCLK								
P1.1-3	P1.1-3	P1.1-2	TA0.0	CCI0A			P1.1-3	P1.1-3	P1.1-2			
			ACLK	CCI0B	CCR0	0000	CCI0B	CCI0B	TAO	P1.5-7	P1.5-7	P1.5-6
			V <sub>SS</sub>	GND	CCRU	TA0						
			V <sub>CC</sub>	V <sub>CC</sub>								
P1.2-4	P1.2-4	P1.2-3	TA0.1	CCI1A		TA1	P1.2-4	P1.2-4	P1.2-3			
			CAOUT	CCI1B	0004		P1.6-14	P1.6-8	P1.6-7			
			V <sub>SS</sub>	GND	CCR1		P2.6-19	P2.6-12	P2.6-12			
			V <sub>CC</sub>	V <sub>CC</sub>								
P1.4-6	P1.4-6	P1.4-5	TA0.2	CCI2A	00000		P1.4-6	P1.4-6	P1.4-5			
PinOsc	PinOsc	PinOsc	TA0.2	CCI2B								
			V <sub>SS</sub>	GND	CCR2	TA2						
			V <sub>CC</sub>	V <sub>CC</sub>								

	Table 11.	Timer0	A3	Signal	Connections <sup>(1)</sup>
--	-----------	--------	----	--------	----------------------------

(1) Only one pin-oscillator must be enabled at a time.

#### USI

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

#### Comparator\_A+

The primary function of the Comparator\_A+module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

### ADC10 (MSP430G2x52 only)

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.



## **Peripheral File Map**

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
ADC10 (MSP430G2x52 devices only)	ADC data transfer start address	ADC10SA	01BCh
	ADC memory	ADC10MEM	01B4h
	ADC control register 1	ADC10CTL1	01B2h
	ADC control register 0	ADC10CTL0	01B0h
Timer0_A3	Capture/compare register	TACCR2	0176h
	Capture/compare register	TACCR1	0174h
	Capture/compare register	TACCR0	0172h
	Timer_A register	TAR	0170h
	Capture/compare control	TACCTL2	0166h
	Capture/compare control	TACCTL1	0164h
	Capture/compare control	TACCTL0	0162h
	Timer_A control	TACTL	0160h
	Timer_A interrupt vector	TAIV	012Eh
Flash Memory	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h

# Table 12. Peripherals With Word Access



SLAS722G - DECEMBER 2010 - REVISED MAY 2013

www.ti.com

# Table 13. Peripherals With Byte Access

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
ADC10 (MSP430G2x52 devices only)	Analog enable 1	ADC10AE1	04Bh
	Analog enable 0	ADC10AE0	04Ah
	ADC data transfer control register 1	ADC10DTC1	049h
	ADC data transfer control register 0	ADC10DTC0	048h
USI	USI control 0	USICTL0	078h
	USI control 1	USICTL1	079h
	USI clock control	USICKCTL	07Ah
	USI bit counter	USICNT	07Bh
	USI shift register	USISR	07Ch
Comparator_A+	Comparator_A+ port disable	CAPD	05Bh
	Comparator_A+ control 2	CACTL2	05Ah
	Comparator_A+ control 1	CACTL1	059h
Basic Clock System+	Basic clock system control 3	BCSCTL3	053h
	Basic clock system control 2	BCSCTL2	058h
	Basic clock system control 1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
Port P2	Port P2 selection 2	P2SEL2	042h
	Port P2 resistor enable	P2REN	02Fh
	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
Port P1	Port P1 selection 2	P1SEL2	041h
	Port P1 resistor enable	P1REN	027h
	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special Function	SFR interrupt flag 2	IFG2	003h
-	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h





www.ti.com

## Absolute Maximum Ratings<sup>(1)</sup>

Voltage applied at $V_{CC}$ to $V_{SS}$		–0.3 V to 4.1 V
Voltage applied to any pin <sup>(2)</sup>		-0.3 V to V <sub>CC</sub> + 0.3 V
Diode current at any device pin		±2 mA
	Unprogrammed device	–55°C to 150°C
Storage temperature range, T <sub>stg</sub> <sup>(3)</sup>	Programmed device	–55°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V<sub>SS</sub>. The JTAG fuse-blow voltage, V<sub>FB</sub>, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

(3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.


# **Recommended Operating Conditions**

Typical values are specified at  $V_{CC}$  = 3.3 V and  $T_A$  = 25°C (unless otherwise noted)


			MIN	NOM	MAX	UNIT
V	Supply veltage	During program execution	1.8		3.6	V
V <sub>CC</sub>	Supply voltage	During flash programming/erase	2.2		3.6	v
V <sub>SS</sub>	Supply voltage			0		V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
		V <sub>CC</sub> = 1.8 V, Duty cycle = 50% ± 10%	dc		6	
f <sub>SYSTEM</sub>	Processor frequency (maximum MCLK frequency using the USART module) <sup>(1)(2)</sup>	$V_{CC} = 2.7 \text{ V},$ Duty cycle = 50% ± 10%	dc		12	MHz
		V <sub>CC</sub> = 3.3 V, Duty cycle = 50% ± 10%	dc		16	

(1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.

(2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V<sub>CC</sub> of 2.2 V.



# www.ti.com

# **Electrical Characteristics**


# Active Mode Supply Current Into V<sub>cc</sub> Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)(2)</sup>


PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$	2.2 V		220		
Active mode (A I <sub>AM,1MHz</sub> current (1 MHz)		3 V		320	<b>MAX</b> 400	μΑ

(1)

All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external (2)load capacitance is chosen to closely match the required 9 pF.



# Typical Characteristics – Active Mode Supply Current (Into V<sub>cc</sub>)







#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

# Low-Power Mode Supply Currents (Into V<sub>cc</sub>) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1) (2)</sup>

Р	ARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN TYP	MAX	UNIT
I <sub>LPM0,1MHz</sub>	Low-power mode 0 (LPM0) current <sup>(3)</sup>		25°C	2.2 V	55		μΑ
I <sub>LPM2</sub>	Low-power mode 2 (LPM2) current <sup>(4)</sup>		25°C	2.2 V	22		μΑ
I <sub>LPM3,LFXT1</sub>	Low-power mode 3 (LPM3) current <sup>(4)</sup>		25°C	2.2 V	0.7	1.0	μA
I <sub>LPM3,VLO</sub>	Low-power mode 3 current, (LPM3) <sup>(4)</sup>		25°C	2.2 V	0.5	0.7	μA
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 MHz,$	25°C		0.1	0.5	
I <sub>LPM4</sub>	Low-power mode 4 (LPM4) current <sup>(5)</sup>	f <sub>ACLK</sub> = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V	0.8	1.5	μA

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF.


(3) Current for brownout and WDT clocked by SMCLK included.

(4) Current for brownout and WDT clocked by ACLK included.

(5) Current for brownout included.

# **Typical Characteristics Low-Power Mode Supply Currents**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



www.ti.com

# Schmitt-Trigger Inputs – Ports Px<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V	Depitive going input threshold voltage			0.45 V <sub>CC</sub>		0.75 V <sub>CC</sub>	V
V <sub>IT+</sub>	Positive-going input threshold voltage		3 V	1.35		2.25	v
V	Negative going input threshold voltage			0.25 V <sub>CC</sub>		0.55 V <sub>CC</sub>	Ň
V <sub>IT-</sub>	Negative-going input threshold voltage		3 V	0.75		1.65	V
V <sub>hys</sub>	Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )		3 V	0.3		1	V
R <sub>Pull</sub>	Pullup/pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$	3 V	20	35	50	kΩ
CI	Input capacitance	$V_{IN} = V_{SS} \text{ or } V_{CC}$			5		pF

(1) An external signal sets the interrupt flag every time the minimum interrupt pulse width t<sub>(int)</sub> is met. It may be set even with trigger signals shorter than t<sub>(int)</sub>.

# Leakage Current – Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN MAX	UNIT
I <sub>lkg(Px.x)</sub>	High-impedance leakage current	(1) (2)	3 V	±50	nA

(1) The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pin(s), unless otherwise noted.

(2) The leakage of the digital port pins is measured individually. The port pin is selected for input, and the pullup/pulldown resistor is disabled.

# **Outputs – Ports Px**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	Vcc	MIN TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(1)}$	3 V	V <sub>CC</sub> – 0.3		V
V <sub>OL</sub>	Low-level output voltage	$I_{(OLmax)} = 6 \text{ mA}^{(1)}$	3 V	V <sub>SS</sub> + 0.3		V

(1) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

# **Output Frequency – Ports Px**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>Px.y</sub>	Port output frequency (with load)	Px.y, $C_L = 20 \text{ pF}$ , $R_L = 1 \text{ k}\Omega^{(1)}$ (2)	3 V		12		MHz
f <sub>Port_CLK</sub>	Clock output frequency	Px.y, $C_L = 20 \text{ pF}^{(2)}$	3 V		16		MHz

A resistive divider with two 0.5-kΩ resistors between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider.

(2) The output voltage reaches at least 10% and 90%  $V_{CC}$  at the specified toggle frequency.




# MSP430G2x52 MSP430G2x12

3.5

3.5

SLAS722G - DECEMBER 2010 - REVISED MAY 2013



over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Figure 8.

Figure 9.

Texas Instruments

SLAS722G - DECEMBER 2010 - REVISED MAY 2013

www.ti.com

# **Pin-Oscillator Frequency – Ports Px**


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	$v_{cc}$	MIN TYP	MAX	UNIT	
fa	Dort output opcillation from oppi	P1.y, $C_L = 10 \text{ pF}$ , $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1400		kHz	
fo <sub>P1.x</sub>	Port output oscillation frequency	P1.y, $C_L = 20 \text{ pF}$ , $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	900		KITZ	
fa	Dort output opcillation from oppi	P2.0 to P2.5, $C_L$ = 10 pF, $R_L$ = 100 k $\Omega^{(1)(2)}$	3 V	1800		kHz	
fo <sub>P2.x</sub>	Port output oscillation frequency	P2.0 to P2.5, $C_L$ = 20 pF, $R_L$ = 100 k $\Omega^{(1)(2)}$	3 V	1000		KITZ	
fo <sub>P2.6/7</sub>	Port output oscillation frequency	P2.6 and P2.7, $C_L$ = 20 pF, $R_L$ = 100 $k\Omega^{(1)(2)}$	3 V	700		kHz	

A resistive divider with two 50-kΩ resistors between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider.

(2) The output voltage oscillates with a typical amplitude of 700 mV at the specified toggle frequency.

# Typical Characteristics – Pin-Oscillator Frequency





C<sub>LOAD</sub> – External Capacitance – pF Figure 11.



#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

# POR, BOR<sup>(1)(2)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP M	ΙAΧ	UNIT
V <sub>CC(start)</sub>	See Figure 12	dV <sub>CC</sub> /dt ≤ 3 V/s		0.7 × V <sub>(B_IT-)</sub>		V
V <sub>(B_IT-)</sub>	See Figure 12 through Figure 14	dV <sub>CC</sub> /dt ≤ 3 V/s		1.40		V
V <sub>hys(B_IT-)</sub>	See Figure 12	$dV_{CC}/dt \le 3 V/s$		140		mV
t <sub>d(BOR)</sub>	See Figure 12			2	000	μs
t <sub>(reset)</sub>	Pulse duration needed at RST/NMI pin to accepted reset internally		2.2 V	2		μs

The current consumption of the brownout module is already included in the  $I_{CC}$  current consumption data. The voltage level  $V_{(B | T-)}$  + (1)

 $V_{hys(B_{L}T_{-})}$  is  $\leq 1.8$  V. During power up, the CPU begins code execution following a period of  $t_{d(BOR)}$  after  $V_{CC} = V_{(B_{L}T_{-})} + V_{hys(B_{L}T_{-})}$ . The default DCO settings must not be changed until  $V_{CC} \geq V_{CC(min)}$ , where  $V_{CC(min)}$  is the minimum supply voltage for the desired operating frequency. (2)





Figure 12. POR and BOR vs Supply Voltage

TEXAS INSTRUMENTS

#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

www.ti.com







#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

# **DCO Frequency**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	V
V <sub>CC</sub>	Supply voltage	RSELx = 14		2.2		3.6	V
		RSELx = 15		3		3.6	V
f <sub>DCO(0,0)</sub>	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$ , $MODx = 0$	3 V	0.06		0.14	MHz
f <sub>DCO(0,3)</sub>	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$ , $MODx = 0$	3 V	0.07		0.17	MHz
f <sub>DCO(1,3)</sub>	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$ , $MODx = 0$	3 V		0.15		MHz
f <sub>DCO(2,3)</sub>	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$ , $MODx = 0$	3 V		0.21		MHz
f <sub>DCO(3,3)</sub>	DCO frequency (3, 3)	RSELx = 3, DCOx = 3, MODx = 0	3 V		0.30		MHz
f <sub>DCO(4,3)</sub>	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$ , $MODx = 0$	3 V		0.41		MHz
f <sub>DCO(5,3)</sub>	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$ , $MODx = 0$	3 V		0.58		MHz
f <sub>DCO(6,3)</sub>	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$ , $MODx = 0$	3 V	0.54		1.06	MHz
f <sub>DCO(7,3)</sub>	DCO frequency (7, 3)	RSELx = 7, DCOx = 3, MODx = 0	3 V	0.80		1.50	MHz
f <sub>DCO(8,3)</sub>	DCO frequency (8, 3)	RSELx = 8, DCOx = 3, MODx = 0	3 V		1.6		MHz
f <sub>DCO(9,3)</sub>	DCO frequency (9, 3)	RSELx = 9, DCOx = 3, MODx = 0	3 V		2.3		MHz
f <sub>DCO(10,3)</sub>	DCO frequency (10, 3)	RSELx = 10, $DCOx = 3$ , $MODx = 0$	3 V		3.4		MHz
f <sub>DCO(11,3)</sub>	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	3 V		4.25		MHz
f <sub>DCO(12,3)</sub>	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$ , $MODx = 0$	3 V	4.30		7.30	MHz
f <sub>DCO(13,3)</sub>	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	3 V	6.00		9.60	MHz
f <sub>DCO(14,3)</sub>	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	3 V	8.60		13.9	MHz
f <sub>DCO(15,3)</sub>	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f <sub>DCO(15,7)</sub>	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S <sub>RSEL</sub>	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	3 V		1.35		ratio
S <sub>DCO</sub>	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL, DCO+1)}/f_{DCO(RSEL, DCO)}$	3 V		1.08		ratio
	Duty cycle	Measured at SMCLK output	3 V		50		%

www.ti.com

# **Calibrated DCO Frequencies – Tolerance**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
1-MHz tolerance over $V_{CC}$	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at $30^{\circ}$ C and 3 V	30°C	1.8 V to 3.6 V	-3	±2	+3	%
1-MHz tolerance overall	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-6	±3	+6	%
8-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
8-MHz tolerance over $V_{CC}$	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	30°C	2.2 V to 3.6 V	-3	±2	+3	%
8-MHz tolerance overall	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.2 V to 3.6 V	-6	±3	+6	%
12-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at $30^{\circ}$ C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
12-MHz tolerance over $V_{\mbox{CC}}$	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at $30^{\circ}$ C and 3 V	30°C	2.7 V to 3.6 V	-3	±2	+3	%
12-MHz tolerance overall	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at $30^{\circ}$ C and 3 V	-40°C to 85°C	2.7 V to 3.6 V	-6	±3	+6	%
16-MHz tolerance over temperature <sup>(1)</sup>	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
16-MHz tolerance over $V_{CC}$	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	30°C	3.3 V to 3.6 V	-3	±2	+3	%
16-MHz tolerance overall	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	3.3 V to 3.6 V	-6	±3	+6	%

(1) This is the frequency change from the measured frequency at 30°C over temperature.





# SLAS722G – DECEMBER 2010–REVISED MAY 2013

# Wake-Up From Lower-Power Modes (LPM3 or LPM4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
t <sub>DCO,LPM3/4</sub>	DCO clock wake-up time from LPM3 or LPM4 <sup>(1)</sup>	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ	3 V		1.5		μs
t <sub>CPU,LPM3/4</sub>	CPU wake-up time from LPM3 or LPM4 <sup>(2)</sup>			t	1/f <sub>MCLK</sub> + Clock,LPM3/4		

(1) The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

(2) Parameter applicable only if DCOCLK is used for MCLK.






Figure 15. DCO Wake-Up Time From LPM3 vs DCO Frequency

www.ti.com

STRUMENTS

**EXAS** 

# Crystal Oscillator, XT1, Low-Frequency Mode<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT	
f <sub>LFXT1,LF</sub>	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz	
f <sub>LFXT1,LF,logic</sub>	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, XCAPx = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz	
04	Oscillation allowance for	XTS = 0, LFXT1Sx = 0, f <sub>LFXT1,LF</sub> = 32768 Hz, C <sub>L,eff</sub> = 6 pF			500		1.0	
OA <sub>LF</sub>	LF crystals	$\begin{array}{l} \text{XTS} = 0, \text{ LFXT1Sx} = 0, \\ \text{f}_{\text{LFXT1,LF}} = 32768 \text{ Hz}, \text{ C}_{\text{L,eff}} = 12 \text{ pF} \end{array}$		200			kΩ	
		XTS = 0, XCAPx = 0			1			
C	Integrated effective load	XTS = 0, XCAPx = 1			5.5		~ <b>Г</b>	
C <sub>L,eff</sub>	capacitance, LF mode <sup>(2)</sup>	XTS = 0, XCAPx = 2			8.5		pF	
		XTS = 0, XCAPx = 3		11			ţ	
Duty cycle	LF mode	XTS = 0, Measured at P2.0/ACLK, $f_{LFXT1,LF}$ = 32768 Hz	2.2 V	30	50	70	%	
f <sub>Fault,LF</sub>	Oscillator fault frequency, LF mode <sup>(3)</sup>	$XTS = 0, XCAPx = 0, LFXT1Sx = 3^{(4)}$	2.2 V	10		10000	Hz	

(1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.

(a) Keep the trace between the device and the crystal as short as possible.

- (b) Design a good ground plane around the oscillator pins.
- (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
- (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
- (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
- (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
   (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

# Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>VLO</sub>	VLO frequency	-40°C to 85°C	3 V	4	12	20	kHz
$df_{VLO}/d_T$	VLO frequency temperature drift	-40°C to 85°C	3 V		0.5		%/°C
$df_{VLO}/dV_{CC}$	VLO frequency supply voltage drift	25°C	1.8 V to 3.6 V		4		%/V

# Timer\_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN TYP		MAX	UNIT
f <sub>TA</sub>	Timer_A input clock frequency	SMCLK Duty cycle = 50% ± 10%		fsystem		MHz	
t <sub>TA,cap</sub>	Timer_A capture timing	TA0, TA1	3 V	20			ns



#### www.ti.com

## **USI, Universal Serial Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>USI</sub>	USI module clock frequency	External: SCLK, Duty cycle = 50% ± 10%			f <sub>SYSTEM</sub>		MHz
f <sub>(SCLK)</sub>	Serial clock frequency, slave mode	SPI slave mode	3 V			6	MHz
V <sub>OL,I2C</sub>	Low-level output voltage on SDA and SCL	USI module in I2C mode, $I_{(OLmax)} = 1.5 \text{ mA}$	3 V	V <sub>SS</sub>		V <sub>SS</sub> + 0.4	V

# Typical Characteristics -- USI Low-Level Output Voltage on SDA and SCL




Figure 16. USI Low-Level Output Voltage vs Output Current




Figure 17. USI Low-Level Output Voltage vs Output Current

www.ti.com

## Comparator\_A+

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP	MAX	UNIT
I <sub>(DD)</sub>		CAON = 1, CARSEL = 0, CAREF = 0	3 V	45		μA
I(Refladder/Re	efDiode)	CAON = 1, CARSEL = 0, CAREF = $1/2/3$ , No load at CA0 and CA1	3 V	45		μA
V <sub>(IC)</sub>	Common-mode input voltage	CAON = 1	3 V	0	V <sub>CC</sub> - 1	V
V <sub>(Ref025)</sub>	(Voltage at 0.25 V <sub>CC</sub> node) $\div$ V <sub>CC</sub>	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at CA0 and CA1	3 V	0.24		
V <sub>(Ref050)</sub>	(Voltage at 0.5 V <sub>CC</sub> node) $\div$ V <sub>CC</sub>	PCA0 = 1, CARSEL = 1, CAREF = 2, No load at CA0 and CA1	3 V	0.48		
V <sub>(RefVT)</sub>	See Figure 18 and Figure 19	PCA0 = 1, $CARSEL = 1$ , $CAREF = 3$ , No load at CA0 and CA1, $T_A = 85^{\circ}C$	3 V	490		mV
V <sub>(offset)</sub>	Offset voltage <sup>(1)</sup>		3 V	±10		mV
V <sub>hys</sub>	Input hysteresis	CAON = 1	3 V	0.7		mV
	Response time	$T_A = 25^{\circ}C$ , Overdrive 10 mV, Without filter: CAF = 0	2.14	120		ns
t <sub>(response)</sub>	(low-high and high-low)	$T_A = 25^{\circ}C$ , Overdrive 10 mV, With filter: CAF = 1	3 V	1.5		μs


(1) The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator\_A+ inputs on successive measurements. The two successive measurements are then summed together.



# MSP430G2x52 MSP430G2x12

#### www.ti.com

SLAS722G - DECEMBER 2010 - REVISED MAY 2013



#### Copyright © 2010–2013, Texas Instruments Incorporated

# 10-Bit ADC, Power Supply and Input Range Conditions (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Analog supply voltage	V <sub>SS</sub> = 0 V			2.2		3.6	V
V <sub>Ax</sub>	Analog input voltage <sup>(2)</sup>	All Ax terminals, Analog inputs selected in ADC10AE register		3 V	0		V <sub>CC</sub>	V
I <sub>ADC10</sub>	ADC10 supply current <sup>(3)</sup>		25°C	3 V		0.6		mA
	Reference supply current,	$f_{ADC10CLK} = 5.0 \text{ MHz},$ ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	0500	0.14		0.25		
I <sub>REF+</sub>	reference buffer disabled <sup>(4)</sup>	eference supply current, iference buffer disabled <sup>(4)</sup> $\frac{\text{REFON} = 1, \text{ REFOUT} = 0}{f_{\text{ADC10CLK}} = 5.0 \text{ MHz},}$ $\frac{\text{ADC10ON} = 0, \text{ REF2_5V} = 1,}{\text{REFON} = 1, \text{ REFOUT} = 0}$ $25^{\circ}\text{C}$	25°C	3 V		0.25		mA
I <sub>REFB,0</sub>	Reference buffer supply current with ADC10SR = $0^{(4)}$		25°C	3 V		1.1		mA
I <sub>REFB,1</sub>	Reference buffer supply current with ADC10SR = $1^{(4)}$	$\label{eq:fadctocharge} \begin{split} f_{ADC10CLK} &= 5.0 \text{ MHz},\\ ADC10ON &= 0, \text{ REFON } = 1,\\ \text{REF2}\_5V &= 0, \text{ REFOUT } = 1,\\ \text{ADC10SR } = 1 \end{split}$	25°C	3 V		0.5		mA
CI	Input capacitance	Only one terminal Ax can be selected at one time	25°C	3 V			27	pF
R <sub>I</sub>	Input MUX ON resistance	$0 V \le V_{Ax} \le V_{CC}$	25°C	3 V		1000		Ω

(1)

The leakage current is defined in the leakage current table with Px.x/Ax parameter. The analog input voltage range must be within the selected reference voltage range  $V_{R+}$  to  $V_{R-}$  for valid conversion results.

(2) (3) (4) The internal reference supply current is not included in current consumption parameter  $I_{ADC10}$ . The internal reference current is supplied via terminal V<sub>CC</sub>. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

www.ti.com

**NSTRUMENTS** 

**EXAS** 



www.ti.com

# 10-Bit ADC, Built-In Voltage Reference (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
M	Positive built-in reference	I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 0		2.2			V
V <sub>CC,REF+</sub>	analog supply voltage range	I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 1		2.9			v
V	Positive built-in reference	$I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 0	- 3 V	1.41	1.5	1.59	V
V <sub>REF+</sub>	voltage	$I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 1	3 V	2.35	2.5	2.65	v
I <sub>LD,VREF+</sub>	Maximum VREF+ load current		3 V			±1	mA
	VREF+ load regulation	I <sub>VREF+</sub> = 500 μA ± 100 μA, Analog input voltage V <sub>Ax</sub> ≉ 0.75 V, REF2_5V = 0	- 3 V			±2	LSB
		$I_{VREF+} = 500 \ \mu A \pm 100 \ \mu A$ , Analog input voltage $V_{Ax} \neq 1.25 \ V$ , REF2_5V = 1	3 V			±2	
	V <sub>REF+</sub> load regulation response time	$I_{VREF+} = 100 \ \mu A \rightarrow 900 \ \mu A,$ $V_{Ax} \neq 0.5 \times VREF+,$ Error of conversion result $\leq 1 \ LSB,$ ADC10SR = 0	3 V			400	ns
C <sub>VREF+</sub>	Maximum capacitance at pin VREF+	$I_{VREF+} \le \pm 1$ mA, REFON = 1, REFOUT = 1	3 V			100	pF
TC <sub>REF+</sub>	Temperature coefficient	$I_{VREF+} = const with 0 mA \le I_{VREF+} \le 1 mA$	3 V			±100	ppm/ °C
t <sub>REFON</sub>	Settling time of internal reference voltage to 99.9% VREF	$I_{VREF+} = 0.5 \text{ mA}, \text{REF2}_5\text{V} = 0, \text{REFON} = 0 \rightarrow 1$	3.6 V			30	μs
t <sub>REFBURST</sub>	Settling time of reference buffer to 99.9% VREF	I <sub>VREF+</sub> = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0	3 V			2	μs

www.ti.com

STRUMENTS

EXAS

# 10-Bit ADC, External Reference<sup>(1)</sup> (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
VEREF+	Positive external reference input voltage range <sup>(2)</sup>	VEREF+ > VEREF–, SREF1 = 1, SREF0 = 0		1.4		V <sub>CC</sub>	M
		VEREF- $\leq$ VEREF+ $\leq$ V <sub>CC</sub> - 0.15 V, SREF1 = 1, SREF0 = 1 <sup>(3)</sup>		1.4		3	V
VEREF-	Negative external reference input voltage range <sup>(4)</sup>	VEREF+ > VEREF-		0		1.2	V
ΔVEREF	Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF–	VEREF+ > VEREF- <sup>(5)</sup>		1.4		V <sub>CC</sub>	V
1		$0 V \le VEREF + \le V_{CC},$ SREF1 = 1, SREF0 = 0	2.)/		±1		
I <sub>VEREF+</sub>	Static input current into VEREF+	$0 V \le VEREF + \le V_{CC} - 0.15 V \le 3 V$ , SREF1 = 1, SREF0 = 1 <sup>(3)</sup>	3 V		0		μA
I <sub>VEREF-</sub>	Static input current into VEREF-	$0 V \leq VEREF \leq V_{CC}$	3 V		±1		μA

(1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C<sub>1</sub>, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

(2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

(3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I<sub>REFB</sub>. The current consumption can be limited to the sample and conversion period with REBURST = 1.

(4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

(5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

# 10-Bit ADC, Timing Parameters (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
4	ADC10 input clock	For specified performance of	ADC10SR = 0	3 V	0.45		6.3	MHz
TADC10CLK	frequency	ADC10 linearity parameters	ADC10SR = 1	3 V	0.45		1.5	IVITIZ
f <sub>ADC100SC</sub>	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSEL> f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub>	C10DIVx = 0, ADC10SSELx = 0, C10CLK = f <sub>ADC10OSC</sub>		3.7		6.3	MHz
		ADC10 built-in oscillator, ADC1 $f_{ADC10CLK} = f_{ADC10OSC}$	OSSELx = 0,	3 V	2.06		3.51	
t <sub>CONVERT</sub>	Conversion time	$f_{ADC10CLK}$ from ACLK, MCLK, o ADC10SSELx $\neq 0$	r SMCLK:			13 × C10DIV ADC10CLK		μs
t <sub>ADC10ON</sub>	Turn-on settling time of the ADC	(1)					100	ns

The condition is that the error in a conversion started after t<sub>ADC10ON</sub> is less than ±0.5 LSB. The reference and input signal are already settled.

# 10-Bit ADC, Linearity Parameters (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
E	Integral linearity error		3 V			±1	LSB
$E_D$	Differential linearity error		3 V			±1	LSB
Eo	Offset error	Source impedance $R_S < 100 \Omega$	3 V			±1	LSB
$E_G$	Gain error		3 V		±1.1	±2	LSB
Ε <sub>T</sub>	Total unadjusted error		3 V		±2	±5	LSB



#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

# 10-Bit ADC, Temperature Sensor and Built-In V<sub>MID</sub> (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP	MAX	UNIT
ISENSOR	Temperature sensor supply current <sup>(1)</sup>	$\begin{array}{l} REFON=0, \ INCHx=0Ah, \\ T_A=25^\circC \end{array}$	3 V	60		μA
TC <sub>SENSOR</sub>		ADC10ON = 1, INCHx = $0Ah^{(2)}$	3 V	3.55		mV/°C
t <sub>Sensor(sample)</sub>	Sample time required if channel 10 is selected <sup>(3)</sup>	ADC10ON = 1, INCHx = 0Ah, Error of conversion result $\leq$ 1 LSB	3 V	30		μs
I <sub>VMID</sub>	Current into divider at channel 11	ADC10ON = 1, INCHx = 0Bh	3 V		(4)	μA
V <sub>MID</sub>	V <sub>CC</sub> divider at channel 11	ADC10ON = 1, INCHx = 0Bh, $V_{MID} \neq 0.5 \times V_{CC}$	3 V	1.5		V
t <sub>VMID(sample)</sub>	Sample time required if channel 11 is selected <sup>(5)</sup>	ADC10ON = 1, INCHx = 0Bh, Error of conversion result $\leq$ 1 LSB	3 V	1220		ns

(1) The sensor current I<sub>SENSOR</sub> is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I<sub>SENSOR</sub> is included in I<sub>REF+</sub>. When REFON = 0, I<sub>SENSOR</sub> applies during conversion of the temperature sensor input (INCH = 0Ah).

The following formula can be used to calculate the temperature sensor output voltage: (2)

V<sub>Sensor,typ</sub> = TC<sub>Sensor</sub> (273 + T [°C] ) + V<sub>Offset,sensor</sub> [mV] or

 $V_{\text{Sensor,typ}} = \text{TC}_{\text{Sensor}} \text{T} [^{\circ}\text{C}] + V_{\text{Sensor}} (T_{\text{A}} = 0^{\circ}\text{C}) [\text{mV}]$ The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time required includes the sensor-on time  $t_{\text{SENSOR(on)}}$ . No additional current is needed. The  $V_{\text{MID}}$  is used during sampling. (3)

(4)

(5) The on-time t<sub>VMID(on)</sub> is included in the sampling time t<sub>VMID(sample)</sub>; no additional on time is needed.

# Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC(PGM/ERASE)</sub>	Program and erase supply voltage			2.2		3.6	V
f <sub>FTG</sub>	Flash timing generator frequency			257		476	kHz
I <sub>PGM</sub>	Supply current from $V_{CC}$ during program		2.2 V/3.6 V		1	5	mA
I <sub>ERASE</sub>	Supply current from $V_{CC}$ during erase		2.2 V/3.6 V		1	7	mA
t <sub>CPT</sub>	Cumulative program time <sup>(1)</sup>		2.2 V/3.6 V			10	ms
t <sub>CMErase</sub>	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/erase endurance			10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration	$T_J = 25^{\circ}C$		100			years
t <sub>Word</sub>	Word or byte program time	(2)			30		t <sub>FTG</sub>
t <sub>Block, 0</sub>	Block program time for first byte or word	(2)			25		t <sub>FTG</sub>
t <sub>Block, 1-63</sub>	Block program time for each additional byte or word	(2)			18		t <sub>FTG</sub>
t <sub>Block, End</sub>	Block program end-sequence wait time	(2)			6		t <sub>FTG</sub>
t <sub>Mass Erase</sub>	Mass erase time	(2)			10593		t <sub>FTG</sub>
t <sub>Seg Erase</sub>	Segment erase time	(2)			4819		t <sub>FTG</sub>

(1) The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

These values are hardwired into the Flash Controller's state machine (t<sub>FTG</sub> = 1/f<sub>FTG</sub>). (2)

EXAS

www.ti.com

## RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
V <sub>(RAMh)</sub>	RAM retention supply voltage <sup>(1)</sup>	CPU halted	1.6	V

(1) This parameter defines the minimum supply voltage V<sub>CC</sub> when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

# JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>SBW</sub>	Spy-Bi-Wire input frequency		2.2 V	0		20	MHz
t <sub>SBW,Low</sub>	Spy-Bi-Wire low clock pulse length		2.2 V	0.025		15	μs
t <sub>SBW,En</sub>	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge <sup>(1)</sup> )		2.2 V			1	μs
t <sub>SBW,Ret</sub>	Spy-Bi-Wire return to normal operation time		2.2 V	15		100	μs
f <sub>TCK</sub>	TCK input frequency <sup>(2)</sup>		2.2 V	0		5	MHz
R <sub>Internal</sub>	Internal pulldown resistance on TEST		2.2 V	25	60	90	kΩ

(1) Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t<sub>SBW,En</sub> time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

(2) f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

# JTAG Fuse<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition	$T_A = 25^{\circ}C$	2.5		V
V <sub>FB</sub>	Voltage level on TEST for fuse blow		6	7	V
I <sub>FB</sub>	Supply current into TEST during fuse blow			100	mA
t <sub>FB</sub>	Time to blow fuse			1	ms

(1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.



SLAS722G - DECEMBER 2010 - REVISED MAY 2013

**PIN SCHEMATICS** 



#### Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger

\* Note: MSP430G2x32 devices only. MSP430G2x22 devices have no ADC10.

#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

#### www.ti.com


PIN NAME				CONT	ROL BITS / SIGN	IALS <sup>(1)</sup>	
(P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	from Comparator	ADC10AE.x (INCH.y=1) <sup>(2)</sup>
P1.0/		P1.x (I/O)	I: 0; O: 1	0	0	0	0
TA0CLK/		TA0.TACLK	0	1	0	0	0
ACLK/		ACLK	1	1	0	0	0
A0 <sup>(2)</sup> /	0	A0	Х	Х	х	0	1 (y = 0)
CA0/		CA0	Х	Х	Х	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0
P1.1/		P1.x (I/O)	I: 0; O: 1	0	0	0	0
TA0.0/		TA0.0	1	1	0	0	0
		TA0.CCI0A	0	1	0	0	0
A1 <sup>(2)</sup> /	1	A1	Х	х	х	0	1 (y = 1)
CA1/		CA1	Х	х	х	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0
P1.2/		P1.x (I/O)	I: 0; O: 1	0	0	0	0
TA0.1/		TA0.1	1	1	0	0	0
		TA0.CCI1A	0	1	0	0	0
A2 <sup>(2)</sup> /	2	A2	Х	х	Х	0	1 (y = 2)
CA2/		CA2	Х	х	х	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0

Table 14. Port P1 (P1.0 to P1.2) Pin Functions

(1) X = don't care
(2) MSP430G2x52 devices only



SLAS722G - DECEMBER 2010 - REVISED MAY 2013



#### Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger

\* Note: MSP430G2x52 devices only. MSP430G2x12 devices have no ADC10.

### MSP430G2x52 MSP430G2x12

### Texas NSTRUMENTS

#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

www.ti.com

### Table 15. Port P1 (P1.3) Pin Functions


				CONT	ROL BITS / SIGN	ALS <sup>(1)</sup>	
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	from Comparator	ADC10AE.x (INCH.x=1) <sup>(2)</sup>
P1.3/		P1.x (I/O)	I: 0; O: 1	0	0	0	0
ADC10CLK <sup>(2)</sup> /		ADC10CLK	1	1	0	0	0
CAOUT/		CAOUT	1	1	1	0	0
A3 <sup>(2)</sup> /		A3	Х	Х	Х	0	1 (y = 3)
VREF- <sup>(2)</sup> /	3	VREF-	х	Х	Х	0	1
VEREF- <sup>(2)</sup> /		VEREF-	Х	Х	Х	0	1
CA3/		CA3	х	Х	Х	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0

(1) X = don't care
(2) MSP430G2x52 devices only



SLAS722G - DECEMBER 2010 - REVISED MAY 2013

### Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger



\* Note: MSP430G2x52 devices only. MSP430G2x12 devices have no ADC10.

### MSP430G2x52 MSP430G2x12

### TEXAS INSTRUMENTS

#### SLAS722G - DECEMBER 2010-REVISED MAY 2013

#### www.ti.com


### Table 16. Port P1 (P1.4) Pin Functions

					CONTROL BI	<b>FS / SIGNALS<sup>(1)</sup></b>		
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x (INCH.x=1) <sup>(2)</sup>	JTAG Mode	CAPD.y
P1.4/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0
SMCLK/		SMCLK	1	1	0	0	0	0
TA0.2/		TA0.2	1	1	1	0	0	0
		TA0.CCI2A	0	1	1	0	0	0
VREF+ <sup>(2)</sup> /		VREF+	Х	Х	Х	1	0	0
VEREF+ <sup>(2)</sup> /	4	VEREF+	Х	х	Х	1	0	0
A4 <sup>(2)</sup> /		A4	Х	Х	Х	1 (y = 4)	0	0
CA4/		CA4	Х	х	Х	0	0	1 (y = 4)
TCK/		тск	Х	Х	Х	0	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0	0

(1) X = don't care

(2) MSP430G2x52 devices only





#### Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger

\* Note: MSP430G2x52 devices only. MSP430G2x12 devices have no ADC10.

# Texas

#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

#### www.ti.com

					CONTR	ROL BITS / SIG	NALS <sup>(1)</sup>		
TA0.0/ SCLK/ A5 <sup>(2)</sup> / CA5/ TMS/ Pin Osc P1.6/ TA0.1/ SDO/ SCL/ A6 <sup>(2)</sup> / CA6/ TDI/TCLK/ Pin Osc P1.7/ CAOUT/	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	USIP.x	JTAG Mode	CAPD.y	ADC10AE.x (INCH.x=1) <sup>(2)</sup>
P1.5/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0	0
TA0.0/		TA0.0	1	1	0	0	0	0	0
SCLK/		SPI mode	from USI	1	0	1	0	0	0
A5 <sup>(2)</sup> /	5	A5	Х	х	Х	Х	0	0	1 (y = 5)
CA5/		CA5	Х	х	Х	Х	0	1	0
TMS/		TMS	Х	х	Х	Х	1	Х	х
Pin Osc		Capacitive sensing	Х	0	1	Х	0	0	0
P1.6/		P1.x (I/O)	l: 0; O: 1	0	0	0	0	0	0
TA0.1/		TA0.1	1	1	0	0	0	0	0
SDO/		SPI mode	from USI	1	0	1	0	0	0
SCL/		I2C mode	from USI	1	0	1	0	0	0
A6 <sup>(2)</sup> /	6	A6	Х	х	Х	Х	0	0	1 (y = 6)
CA6/		CA6	Х	х	Х	Х	0	1	0
TDI/TCLK/		TDI/TCLK	Х	х	Х	Х	1	Х	Х
Pin Osc		Capacitive sensing	Х	0	1	Х	0	0	0
P1.7/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0	0
CAOUT/		CAOUT	1	1	0	0	0	0	0
SDI/		SPI mode	from USI	1	0	1	0	0	0
SDA/	7	I2C mode	from USI	1	0	1	0	0	0
A7 <sup>(2)</sup> /		A7	Х	х	Х	Х	0	0	1 (y = 7)
CA7/		CA7	Х	Х	Х	Х	0	1	0
TDO/TDI/		TDO/TDI	Х	Х	х	Х	1	Х	Х
Pin Osc		Capacitive sensing	Х	0	1	Х	0	0	0

### Table 17 Port P1 (P1 5 to P1 7) Pin Functions


(1) X = don't care
(2) MSP430G2x52 devices only





SLAS722G - DECEMBER 2010-REVISED MAY 2013

### Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger



#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

www.ti.com

### Table 18. Port P2 (P2.0 to P2.5) Pin Functions


PIN NAME		FUNCTION	CONT	ROL BITS / SIGN	ALS <sup>(1)</sup>
(P2.x)	x	FUNCTION	P2DIR.x	P2SEL.x	P2SEL2.x
P2.0/	~	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	0	Capacitive sensing	Х	0	1
P2.1/		P2.x (I/O)	l: 0; 0: 1	0	0
Pin Osc	1	Capacitive sensing	Х	0	1
P2.2/	~	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	2	Capacitive sensing	Х	0	1
P2.3/	3	P2.x (I/O)	l: 0; 0: 1	0	0
Pin Osc	3	Capacitive sensing	Х	0	1
P2.4/	4	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	4	Capacitive sensing	Х	0	1
P2.5/	-	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	5	Capacitive sensing	Х	0	1


(1) X = don't care



SLAS722G - DECEMBER 2010 - REVISED MAY 2013

### Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger





PIN NAME			CONT	ROL BITS / SIGN	ALS <sup>(1)</sup>
(P2.x)	x	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7
XIN/		XIN	х	1 1	0 0
P2.6/	6	P2.x (I/O)	I: 0; O: 1	0 X	0 0
TA0.1/	0	Timer0_A3.TA1	1	1 0	0 0
Pin Osc		Capacitive sensing	х	0 X	1 X


(1) X = don't care

Texas

SLAS722G - DECEMBER 2010 - REVISED MAY 2013

www.ti.com





#### Table 20. Port P2 (P2.7) Pin Functions

PIN NAME			CONT	ROL BITS / SIGN	ALS <sup>(1)</sup>
(P2.x)	x	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7
XOUT/		XOUT	х	1 1	0 0
P2.7/	7	P2.x (I/O)	l: 0; O: 1	0 X	0 0
Pin Osc		Capacitive sensing	х	0 X	1 X

(1) X = don't care





#### SLAS722G - DECEMBER 2010 - REVISED MAY 2013

### **REVISION HISTORY**

REVISION	DESCRIPTION
SLAS722	Initial release
SLAS722A	Page 1, Changed "Internal Frequencies up to 16 MHz With One Calibrated Frequency" to "Internal Frequencies up to 16 MHz With Four Calibrated Frequencies"
	Added note concerning pulldown resistor to PW14 and RSA16 pinout drawings.
SLAS722B	Added "N20, PW20" to Input Pin Number and Output Pin Number columns in Table 11.
011101220	Corrected pin numbers for P1.0 to P1.3 for PW14 package in Table 2.
	Corrected N20, PW20 Output Pin Number for TA0.0 in Table 11. (June 2011)
	Changed Storage temperature range limit in Absolute Maximum Ratings.
SLAS722C	Corrected SDA pin name in Table 17.
SLAS722D	Changed TAG_ADC10_1 value to 0x10 in Table 9.
3LA3722D	Changed T <sub>stg</sub> , Programmed device, to -55°C to 150°C in Absolute Maximum Ratings.
SLAS722E	Changed all port schematics (added buffer after PxOUT.y mux) in Pin Schematics
	Table 2, Corrected typo on VEREF- (P1.3) signal name.
SLAS722F	Recommended Operating Conditions, Added test conditions for typical values.
3LA3722F	Pin-Oscillator Frequency – Ports Px, Corrected resistor value in note (1).
	POR, BOR, Added note (2).
SLAS722G	Throughout, Changed all variations of touch sense <sup>(1)</sup> to capacitive touch.

(1) TouchSense is a trademark of Immersion Corporation.



10-Dec-2020

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430G2112IN20	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2112	Samples
MSP430G2112IPW14	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2112	Samples
MSP430G2112IPW14R	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2112	Samples
MSP430G2112IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2112	Samples
MSP430G2112IRSA16T	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2112	Samples
MSP430G2152IN20	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2152	Samples
MSP430G2152IPW14	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2152	Samples
MSP430G2152IPW14R	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2152	Samples
MSP430G2152IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2152	Samples
MSP430G2152IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2152	Samples
MSP430G2152IRSA16R	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2152	Samples
MSP430G2152IRSA16T	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2152	Samples
MSP430G2212IN20	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2212	Samples
MSP430G2212IPW14	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2212	Samples
MSP430G2212IPW14R	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2212	Samples
MSP430G2212IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2212	Samples
MSP430G2212IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2212	Samples
MSP430G2212IRSA16R	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2212	Samples



## PACKAGE OPTION ADDENDUM

10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sample
MSP430G2212IRSA16T	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2212	Sample
MSP430G2252IN20	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2252	Sample
MSP430G2252IPW14	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2252	Sampl
MSP430G2252IPW14R	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2252	Sample
MSP430G2252IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2252	Sampl
MSP430G2252IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2252	Sample
MSP430G2252IRSA16R	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2252	Sample
MSP430G2252IRSA16T	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2252	Sampl
MSP430G2312IN20	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2312	Sampl
MSP430G2312IPW14	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2312	Sampl
MSP430G2312IPW14R	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2312	Sampl
MSP430G2312IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2312	Sampl
MSP430G2312IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2312	Sampl
MSP430G2312IRSA16R	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2312	Sampl
MSP430G2312IRSA16T	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2312	Sampl
MSP430G2352IN20	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2352	Sampl
MSP430G2352IPW14	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2352	Sampl
MSP430G2352IPW14R	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2352	Sampl
MSP430G2352IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2352	Sampl



## PACKAGE OPTION ADDENDUM

10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430G2352IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2352	Samples
MSP430G2352IRSA16R	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2352	Samples
MSP430G2352IRSA16T	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2352	Samples
MSP430G2412IN20	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2412	Samples
MSP430G2412IPW14	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2412	Samples
MSP430G2412IPW14R	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2412	Samples
MSP430G2412IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2412	Samples
MSP430G2412IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2412	Samples
MSP430G2412IRSA16T	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2412	Samples
MSP430G2452IN20	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2452	Samples
MSP430G2452IPW14	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2452	Samples
MSP430G2452IPW14R	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	G2452	Samples
MSP430G2452IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2452	Samples
MSP430G2452IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2452	Samples
MSP430G2452IRSA16R	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2452	Samples
MSP430G2452IRSA16T	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430 G2452	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



10-Dec-2020

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
		Ŭ			(mm)	W1 (mm)	· · /	, ,	, ,	` ´	、 ,	
MSP430G2112IPW14R	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430G2112IRSA16T	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2152IPW14R	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430G2152IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MSP430G2152IRSA16R	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2152IRSA16T	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2212IPW14R	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430G2212IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MSP430G2212IRSA16R	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2212IRSA16T	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2252IPW14R	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430G2252IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
MSP430G2252IRSA16R	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2252IRSA16T	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2312IPW14R	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430G2312IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

## PACKAGE MATERIALS INFORMATION



www.ti.com

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430G2312IRSA16R	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2312IRSA16T	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2352IPW14R	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430G2352IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MSP430G2352IRSA16R	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2352IRSA16T	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2412IPW14R	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430G2412IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MSP430G2412IRSA16T	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2452IPW14R	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430G2452IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MSP430G2452IRSA16R	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430G2452IRSA16T	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



## PACKAGE MATERIALS INFORMATION



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430G2112IPW14R	TSSOP	PW	14	2000	356.0	356.0	35.0
MSP430G2112IRSA16T	QFN	RSA	16	250	210.0	185.0	35.0
MSP430G2152IPW14R	TSSOP	PW	14	2000	356.0	356.0	35.0
MSP430G2152IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2152IRSA16R	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430G2152IRSA16T	QFN	RSA	16	250	210.0	185.0	35.0
MSP430G2212IPW14R	TSSOP	PW	14	2000	356.0	356.0	35.0
MSP430G2212IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2212IRSA16R	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430G2212IRSA16T	QFN	RSA	16	250	210.0	185.0	35.0
MSP430G2252IPW14R	TSSOP	PW	14	2000	356.0	356.0	35.0
MSP430G2252IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2252IRSA16R	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430G2252IRSA16T	QFN	RSA	16	250	210.0	185.0	35.0
MSP430G2312IPW14R	TSSOP	PW	14	2000	356.0	356.0	35.0
MSP430G2312IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2312IRSA16R	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430G2312IRSA16T	QFN	RSA	16	250	210.0	185.0	35.0

## PACKAGE MATERIALS INFORMATION




www.ti.com

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430G2352IPW14R	TSSOP	PW	14	2000	356.0	356.0	35.0
MSP430G2352IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2352IRSA16R	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430G2352IRSA16T	QFN	RSA	16	250	210.0	185.0	35.0
MSP430G2412IPW14R	TSSOP	PW	14	2000	356.0	356.0	35.0
MSP430G2412IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2412IRSA16T	QFN	RSA	16	250	210.0	185.0	35.0
MSP430G2452IPW14R	TSSOP	PW	14	2000	356.0	356.0	35.0
MSP430G2452IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2452IRSA16R	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430G2452IRSA16T	QFN	RSA	16	250	210.0	185.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

### TUBE



### - B - Alignment groove width

*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MSP430G2112IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2112IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2112IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2112IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2112IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2152IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2152IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2152IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2152IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2152IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2212IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2212IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2212IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2212IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2212IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2252IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2252IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2252IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2252IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2252IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2312IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2312IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2312IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2312IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2312IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2352IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2352IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2352IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2352IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5

## PACKAGE MATERIALS INFORMATION



www.ti.com

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
MSP430G2352IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2412IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2412IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2412IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2412IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2412IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2452IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2452IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2452IPW14	PW	TSSOP	14	90	530	10.2	3600	3.5
MSP430G2452IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2452IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **PW0020A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.






A. All linear dimensions are in millimeters



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- $\mathsf{F}.$  Customers should contact their board fabrication site for solder mask tolerances.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated