

# STU5N80K5

## N-channel 800 V, 1.50 Ω typ., 4 A MDmesh<sup>™</sup> K5 Power MOSFET in an IPAK package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



### **Features**

Order code	VDS	RDS(on) max.	ID
STU5N80K5	800 V	1.75 Ω	4 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STU5N80K5	5N80K5	IPAK	Tube

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	IPAK type A mechanical data	9
5	Revisio	n history	11



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±30	V
ID	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	4	А
ID	Drain current (continuous) at Tc = 100 °C	2.3	А
ID <sup>(1)</sup>	Drain current (pulsed)	16	А
Ртот	Total dissipation at $T_C = 25 \text{ °C}$	60 V	
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	
Tj	Operating junction temperature range	55 to 150	
T <sub>stg</sub>	Storage temperature range	- 55 to 150	°C

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area.

 $^{(2)}I_{SD} \leq 4$  A, di/dt =100 A/µs; VDs peak < V(BR)DSS, VDD = 640 V.  $^{(3)}V_{DS} \leq 640$  V.

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	2.08	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	100	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	1.2	А
Eas	$E_{AS} \qquad \begin{array}{l} \text{Single pulse avalanche energy} \\ (\text{starting } T_j = 25 \ ^\circ\text{C}, \ \text{I}_D = \text{I}_{AR}, \ \text{V}_{DD} = 50 \ \text{V}) \end{array} \qquad \begin{array}{l} 165 \end{array}$		mJ



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	800			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 800 V$			1	μΑ
220	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V,$ $T_{C} = 125 \circ C^{(1)}$			50	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2 \text{ A}$		1.50	1.75	Ω

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	177	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	15	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0 V		0.3	-	pF
Co(tr) <sup>(1)</sup>	Equivalent capacitance time related		-	33	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 640 V		12	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	16	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 4 \text{ A}$	-	5	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	1.7	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.9	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}C_{o(tr)}$  is a constant capacitance value that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

 $^{(2)}C_{0(er)}$  is a constant capacitance value that gives the same stored energy as Coss while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS.}$ 



#### Electrical characteristics

Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 400 V, $I_D$ = 2 A, $R_G$ = 4.7 $\Omega$	-	12.7	-	ns	
tr	Rise time	V <sub>GS</sub> = 10 V	-	11.7	-	ns	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	23	-	ns	
t <sub>f</sub>	Fall time	resistive load switching times" and Figure 19: "Switching time waveform")	-	14.8	-	ns	

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		4	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		16	А
Vsd <sup>(2)</sup>	Forward on voltage	$I_{SD} = 4 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100 A/µs,	-	265		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 V$ (see Figure 16: "Test circuit for	-	1.59		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	12		А
trr	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100 A/µs,	-	386		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	2.18		μC
I <sub>RRM</sub>	Reverse recovery current		-	11.3		А

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%

#### Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> GSO	Gate-source breakdown voltage	$I_{GS}$ = ±1 mA, $I_{D}$ = 0 A	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



10<sup>-2</sup>

10

T<sub>c</sub>= 25°C single pulse

10<sup>1</sup>

10<sup>0</sup>

10<sup>2</sup>

GC34360

 $/\tau$ 

⊷|†<sub>P</sub>I⊶

τ

=0.02

<u>SINGLE PULSE</u>

10<sup>-3</sup>


10<sup>-2</sup>

 $\delta = 0.01$ 


10-4


 $10^{-2}$ 

10<sup>-5</sup>



 $\overline{V}_{DS}$  (V)






DocID030751 Rev 1





#### STU5N80K5

57

#### **Electrical characteristics**










DocID030751 Rev 1

### **3** Test circuits








DocID030751 Rev 1




## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 IPAK type A mechanical data





#### Package information

#### STU5N80K5

nformation			STU5N80K5
Tab	le 10: IPAK (TO-251) typ	e A package mechanical	data
Dim		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
b	0.64		0.90
b2			0.95
b4	5.20		5.40
B5		0.30	
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
E	6.40		6.60
е		2.28	
e1	4.40		4.60
Н		16.10	
L	9.00		9.40
L1	0.80		1.20
L2		0.80	1.00
V1		10°	



## 5 Revision history

Table 11: Document revision history

\_\_\_\_\_

Date	Revision	Changes
19-Jun-2017	1	First release.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

