

STP35N60M2-EP

N-channel 600 V, 0.110 Ω typ., 26 A MDmesh™ M2 EP Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @ T _{Jmax}	R _{DS(on)} max.	I _D
STP35N60M2-EP	650 V	0.130 Ω	26 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- Very low turn-off switching losses
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications
- Tailored for very high-frequency converters (f > 150 kHz)

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STP35N60M2-EP	35N60M2EP	TO-220	Tube

Contents STP35N60M2-EP

Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220 type A package information	11
5	Revisio	n history	13

STP35N60M2-EP Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	±25	V
I _D	Drain current (continuous) at T _C = 25 °C	26	Α
ΙD	Drain current (continuous) at T _C = 100 °C	16	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	70	Α
P _{TOT}	Total dissipation at T _C = 25 °C	190	W
dv/dt ⁽²⁾	Peak diode recovery	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 10 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case		°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or non-repetitive (pulse width limited by T _{jmax})	5	А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	500	mJ

 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width is limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 26$ A, di/dt ≤ 400 A/µs, V_{DS peak} < V_{(BR)DSS}, V_{DD} = 400 V

 $^{^{(3)}}V_{DS} \le 480 \text{ V}$

Electrical characteristics STP35N60M2-EP

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zara gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 13 A		0.110	0.130	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1750	ı	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	97	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2.5	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	204	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	5	ı	Ω
Q_g	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 26 \text{ A},$	-	41	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 16: "Test circuit	-	7	-	nC
Q_{gd}	Gate-drain charge	for gate charge behavior")	-	20	-	nC

Notes:

Table 7: Switching energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
_	Turn-off energy	$V_{DD} = 400 \text{ V}, I_D = 4 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	22	-	μJ
E _(off)	(from 90% V _{GS} to 0% I _D)	$V_{DD} = 400 \text{ V}, I_D = 10 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	44	-	μJ

⁽¹⁾Defined by design, not subject to production test

 $^{^{(1)}}$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS

Table 8: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 13 \text{ A},$	ı	16.5	1	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 15: "Test circuit for	ı	13.5	1	ns
t _{d(off)}	Turn-off-delay time	resistive load switching times"	-	70	-	ns
t _f	Fall time	and Figure 20: "Switching time waveform")	-	7	-	ns

Table 9: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		26	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		70	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 26 A	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 26 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	273		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 17: "Test circuit for	-	3.6		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	26.5		Α
t _{rr}	Reverse recovery time	$I_{SD} = 26 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	400		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 17: "Test circuit for	-	6.3		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	31.5		Α

Notes:

⁽¹⁾Pulse width is limited by safe operating area.

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GADG270420171038PSOA Operation in this area is limited by Ros(on) t_o= 10 μs 10¹ t₀= 100 µs t_o= 1 ms t_o= 10 ms 10⁰ Single pulse, $T_C = 25 \,^{\circ}\text{C}$, $T_J \le 150 \,^{\circ}\text{C}$, $V_{GS} = 10 \,^{\circ}\text{V}$ 10-1 10⁰ 10² $\overline{V}_{DS}(V)$ 10-1 10¹




Figure 4: Output characteristics GADG270420170918OCH **I**_□ (A) $V_{GS} = 8, 9, 10 V$ $\widehat{V}_{GS} = 7 V^{-1}$ 60 V_{GS} = 6 V 50 40 30 $V_{GS} = 5 V$ 20 10 0 8 12 16 $\overline{V}_{DS}(V)$







Figure 6: Gate charge vs. gate-source voltage V_{GS} (V) 12 600 $V_{DD} = 480 \text{ V}$ $I_{D} = 26 A$ V_{DS} 10 500 8 400 6 300 200 100 2 0 18 \overline{Q}_g (nC) 12 24 30 36 42








E_{OSS} GADG270420170920EOS (µJ) 14 12 10 8 6 4 4 2 0 0 100 200 300 400 500 600 V_{DS} (V)

Figure 10: Turn-off switching energy vs. drain current $\mathsf{E}_{\mathsf{off}}$ GADG270420170921SDC (µJ) $V_{DD} = 400 \text{ V},$ 50 $V_{GS} = 10 \text{ V}$ $R_G = 4.7 \Omega$ 40 30 20 10 0 0 $I_D(A)$ 8 10 6












STP35N60M2-EP Test circuits

3 Test circuits

Figure 15: Test circuit for resistive load switching times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STP35N60M2-EP Package information

4.1 TO-220 type A package information

Figure 21: TO-220 type A package outline




Table 10: TO-220 type A package mechanical data

	14210 101 10 120 1990 71	mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

STP35N60M2-EP Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
02-May-2017	1	First release

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

