

# STL200N45LF7



## N-channel 45 V, 1.4 mΩ typ., 120 A STripFET <sup>™</sup> F7 Power MOSFET in a PowerFLAT<sup>™</sup> 5x6 package

Datasheet - production data





### Features

Order code	VDS	RDS(on) max.	ΙD
STL200N45LF7	45 V	1.8 mΩ	120 A

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness

### Applications

• Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

#### Table 1: Device summary

		Berlee calimary	
Order code	Marking	Package	Packing
STL200N45LF7	200N45F7	PowerFLAT™ 5x6	Tape and reel

DocID027980 Rev 4

This is information on a product in full production.

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 type C package information	9
	4.2	PowerFLAT™ 5x6 packing information	11
5	Revisio	n history	13



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	45	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	120	А
ID <sup>(1)</sup>	Drain current (continuous) at T <sub>c</sub> = 100 °C	120	А
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	480	А
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	36	А
اD <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	25.7	А
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	144	А
Ртот <sup>(1)</sup>	Total dissipation at $T_c = 25 \ ^{\circ}C$	150	W
Ртот <sup>(3)</sup>	Total dissipation at $T_{pcb} = 25 \text{ °C}$	4.8	W
T <sub>stg</sub>	Storage temperature range	55 to 175	°C
Tj	Operating junction temperature range	-55 to 175 °C	

#### Notes:

 $^{(1)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-case}}$  and limited by package

<sup>(2)</sup>Pulse width limited by safe operating area

 $^{(3)}\mbox{This}$  value is rated according to  $R_{\mbox{thj-pcb}}$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	°C/W

#### Notes:

<sup>(1)</sup>When mounted on FR-4 board of 1 inch<sup>2</sup>, 2 oz Cu



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 4: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 250 \ \mu A$	45			V
IDSS	Zero gate voltage drain current	$V_{GS}$ = 0 V, $V_{DS}$ = 45 V			1	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0, V_{GS} = 20 V$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	1.2			V
R <sub>DS(on)</sub> Static drain-source on-resistance	$V_{GS}$ = 10 V, $I_D$ = 18 A		1.4	1.8	mΩ	
	$V_{GS}$ = 4.5 V, I <sub>D</sub> = 18 A		2	2.5	mΩ	

#### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	5170	-	pF
Coss	Output capacitance $V_{DS} = 25 \text{ V}, \text{ f} = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$		-	1190	-	pF
Crss	Reverse transfer capacitance			68	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	0.5	0.9	2	Ω
Qg	Total gate charge	$V_{DD} = 22.5 \text{ V}, \text{ I}_{D} = 36 \text{ A}$	-	33	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 4.5 V,	-	15	-	nC
Q <sub>gd</sub>	Gate-drain charge	see Figure 14: "Test circuit for gate charge behavior"	-	10	-	nC

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 22.5 V, $I_D$ = 18 A,	-	25	-	ns
tr	Rise time	$R_G = 4.7 \Omega$	-	6	-	ns
t <sub>d(off)</sub>	Turn-off delay time	V <sub>GS</sub> = 10 V (see Figure 13: "Test circuit for	-	58	-	ns
t <sub>f</sub>	Fall time	resistive load switching times" and Figure 18: "Switching time waveform")	-	7	-	ns




#### Electrical characteristics


	Table 7: Source-drain diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 36 A, V <sub>GS</sub> = 0 V	-		1.1	V
trr	Reverse recovery time	I <sub>D</sub> = 36 A, di/dt = 100 A/µs,	-	48		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 36 V, (see Figure 15: "Test circuit for inductive load switching	-	55		nC
I <sub>RRM</sub>	Reverse recovery current	and diode recovery times")	-	2.3		A


#### Notes:

 $^{(1)}\text{Pulsed:}$  pulse duration = 300 µs, duty cycle 1.5%












DocID027980 Rev 4




#### **Electrical characteristics**









### 3 Test circuits







DocID027980 Rev 4

57

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 PowerFLAT<sup>™</sup> 5x6 type C package information





Figure 19: PowerFLAT™ 5x6 type C package outline




#### Package information

#### STL200N45LF7


Tab	Table 8: PowerFLAT™ 5x6 type C package mechanical data			
Dim		mm		
Dim.	Min.	Тур.	Max.	
A	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
С	5.80	6.00	6.20	
D	5.00	5.20	5.40	
D2	4.15		4.45	
D3	4.05	4.20	4.35	
D4	4.80	5.00	5.20	
D5	0.25	0.40	0.55	
D6	0.15	0.30	0.45	
е		1.27		
E	5.95	6.15	6.35	
E2	3.50		3.70	
E3	2.35		2.55	
E4	0.40		0.60	
E5	0.08		0.28	
E6	0.20	0.325	0.45	
E7	0.75	0.90	1.05	
К	1.05		1.35	
L	0.725		1.025	
L1	0.05	0.15	0.25	
θ	0°		12°	




57




## 4.2 PowerFLAT<sup>™</sup> 5x6 packing information






#### Package information

#### STL200N45LF7





## 5 Revision history

Table 9: Document revision history

Date	Revision	Changes
17-Jun-2015	1	First release.
03-Mar-2016	2	Modified: title, R <sub>DS(on) max</sub> and I <sub>D</sub> value in cover page. Modified: Table 2: "Absolute maximum ratings", Table 4: "On/off- state", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Sourcedrain diode". Added: Section 3.1: "Electrical characteristics (curves)". Modified: Section 5.1: "PowerFLAT™ 5x6 type C package information". Minor text changes
01-May-2016	3	Updated Table 4: "On/off-state", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode". Minor text changes.
10-Jun-2016	4	Document status promoted from preliminary to production data.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

