### **STL16N60M6**



# N-channel 600 V, 0.30 Ω typ., 8 A MDmesh™ M6 Power MOSFET in a PowerFLAT™ 5x6 HV package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	code V <sub>DS</sub> R <sub>DS(on)</sub> max.		ΙD
STL16N60M6	600 V	0.35 Ω	8 A

- Reduced switching losses
- Lower R<sub>DS(on)</sub> x area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

The new MDmesh<sup>TM</sup> M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent  $R_{DS(on)}$  \* area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum endapplication efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STL16N60M6	16N60M6	PowerFLAT™ 5x6 HV	Tape and reel

Contents STL16N60M6

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 HV package information	10
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14

STL16N60M6 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>G</sub> s	Gate-source voltage	±25	V	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	8 <sup>(1)</sup>	Α	
ΙD	Drain current (continuous) at T <sub>C</sub> = 100 °C	5 <sup>(1)</sup>	Α	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	32	Α	
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	52	W	
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15	V/ns	
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness 50		V/ns	
T <sub>stg</sub>	Storage temperature range	55 to 150	°C	
Tj	Operating junction temperature range			

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.4	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	2.5	А
Eas	Single pulse avalanche energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)		mJ

<sup>&</sup>lt;sup>(1)</sup>This value is limited by package.

 $<sup>\</sup>ensuremath{^{(2)}}\mbox{Pulse}$  width is limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \leq 8$  A, di/dt  $\leq 400$  A/µs, VDS peak < V(BR)DSS, VDD = 80% V(BR)DSS

 $<sup>^{(4)}</sup>V_{DS} \le 480 \text{ V}$ 

 $<sup>^{(1)}</sup>$ When mounted on 1 inch $^2$  FR-4, 2 Oz copper board

Electrical characteristics STL16N60M6

### 2 Electrical characteristics

(T<sub>C</sub>= 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zara gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	3.25	4	4.75	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>G</sub> S = 10 V, I <sub>D</sub> = 6 A		0.30	0.35	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance	.,,	ı	575	-	pF
Coss	Output capacitance	$V_{DS}$ = 100 V, f = 1 MHz, $V_{GS}$ = 0 V	ı	33	-	pF
Crss	Reverse transfer capacitance			3	-	pF
Coss eq. (1)	Equivalent output capacitance	nce V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V		104	-	pF
Rg	Intrinsic gate resistance	esistance f = 1 MHz open drain		5.2	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 12 \text{ A},$		16.7	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V (see Figure 15: "Test circuit	ı	3.5	-	nC
$Q_{gd}$	Gate-drain charge	for gate charge behavior")	-	9.4	-	nC

#### Notes:

Table 7: Switching times

	Table 7. Ownering times					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 6 \text{ A},$	ı	13	-	ns
tr	Rise time	R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit"	-	7.6	-	ns
t <sub>d(off)</sub>	Turn-off-delay time	for resistive load switching	ı	19.8	-	ns
t <sub>f</sub>	Fall time	times" and Figure 19: "Switching time waveform")	-	6.8	-	ns

 $<sup>^{(1)}</sup>$ Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 8: Source drain diode


Symbol	Parameter	Test conditions		Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		8	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		32	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 8 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	210		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit	-	1.7		μC
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times")	-	13.8		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	310		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit	-	3.2		μC
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times")	-	15.4		Α


#### Notes:


 $<sup>^{(1)}</sup>$ Pulse width is limited by safe operating area.


 $<sup>^{(2)}\</sup>text{Pulse}$  test: pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%


### 2.1 Electrical characteristics (curves)











STL16N60M6 Electrical characteristics

Figure 8: Capacitance variations

C (pF)

10<sup>3</sup>

10<sup>2</sup>

10<sup>1</sup>

C<sub>OSS</sub>

C<sub>RSS</sub>

10<sup>0</sup>

10<sup>-1</sup>

10<sup>0</sup>

10<sup>-1</sup>

10<sup>0</sup>

10<sup>1</sup>

10<sup>2</sup>

V<sub>DS</sub> (V)

Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> (norm.)

2.2

V<sub>GS</sub> = 10 V

1.8

1.4

1

0.6

0.2

-75


-25


25


75

125

T<sub>j</sub> (°C)







Test circuits STL16N60M6

### 3 Test circuits

Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 kΩ 1 kΩ

Vos 1 kΩ 1 kΩ

AM01466y1







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 PowerFLAT™ 5x6 HV package information

Figure 20: PowerFLAT™ 5x6 HV package outline





Table 9: PowerFLAT™ 5x6 HV mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.10	5.20	5.30
Е	6.05	6.15	6.25
E2	3.10	3.20	3.30
D2	4.30	4.40	4.50
е		1.27	
L	0.50	0.55	0.60
K	1.90	2.00	2.10

Figure 21: PowerFLAT™ 5x6 HV recommended footprint (dimensions are in mm)



Package information STL16N60M6

# 4.2 PowerFLAT™ 5x6 packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape




Figure 24: PowerFLAT™ 5x6 reel

PART NO.

R25.00

R25.

Revision history STL16N60M6

# 5 Revision history

**Table 10: Document revision history** 

Date	Revision	Changes
03-Apr-2017	1	First release

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved