

### STL12HN65M2

# N-channel 650 V, 0.48 Ω typ., 8 A MDmesh™ M2 Power MOSFET in a PowerFLAT 5x6 HV package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD
STL12HN65M2	650 V	0.55 Ω	6 A

- Extremely low gate charge
- Excellent output capacitance (C<sub>OSS</sub>) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STL12HN65M2	12N65M2	PowerFLAT 5x6 HV	Tape and reel

Contents STL12HN65M2

### Contents

1	Electric	eal ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 HV package information	10
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14

STL12HN65M2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	±25	V
Ip <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	6	۸
ID( ·/	Drain current (continuous) at T <sub>case</sub> = 100 °C	4	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed) 24		Α
Ртот	Total dissipation at T <sub>case</sub> = 25 °C 52		W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness		V/115
T <sub>stg</sub>	Storage temperature range -55 to 150		Ç
Tj	Operating junction temperature range	-55 10 150	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case		°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb		C/VV

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or non-repetitive (pulse width limited by $T_{\text{jmax.}}$ )	1.6	А
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	250	mJ

<sup>(1)</sup> Limited by package.

<sup>(2)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(3)}</sup>$  IsD ≤ 6 A, di/dt = 400 A/ $\mu$ s, VDS(peak) < V(BR)DSS, VDD = 400 V

 $<sup>^{(4)}</sup>$  V<sub>DS</sub>  $\leq$  520 V

 $<sup>^{(1)}</sup>$ When mounted on an 1 inch $^2$  FR-4 board, 2 oz Cu.

Electrical characteristics STL12HN65M2

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	650			V
	Zaro goto voltago droin	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			1	
IDSS	Zero-gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3 A		0.48	0.55	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	535	-	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	ı	25	ı	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1.1	-	Pi
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V	1	144	1	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	7	-	Ω
$Q_g$	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 8 \text{ A},$	ı	16.7	ı	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V (see Figure 15: "Test circuit	-	2.6	-	nC
$Q_{gd}$	Gate-drain charge	for gate charge behavior")	-	8.6	-	

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 4 A	ı	9	•	
tr	Rise time	R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit"	ı	7	ı	
$t_{d(off)}$	Turn-off delay time	for resistive load switching	-	34	•	ns
t <sub>f</sub>	Fall time	times" and Figure 19: "Switching time waveform")	-	13.5	-	

 $<sup>^{(1)}</sup>$ Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$  Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		ı		6	Α
I <sub>SDM</sub> <sup>(2)</sup>	Source-drain current (pulsed)		-		24	Α
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 6 A	ı		1.6	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	ı	313		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for	-	2.7		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	ı	17		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	462		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	4.1		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	17.5		Α


#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Limited by package

<sup>(2)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(3)}</sup>$  Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%

### 2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

GADG0106201712340CH


(A) V<sub>GS</sub> = 7, 8, 9,10 V


10 V<sub>GS</sub> = 6 V


12 V<sub>GS</sub> = 5 V

12 V<sub>GS</sub> = 4 V

0 0 4 8 12 16 V<sub>DS</sub>(V)









STL12HN65M2 Electrical characteristics


Figure 8: Capacitance variations

C
(pF)
1000
Ciss
Coss
10
0.1
0.1
1 10 100 VDs(V)

Figure 9: Normalized gate threshold voltage vs temperature GIPD180920141442FSF VGS(th) (norm)  $ID = 250 \mu A$ 1.1 1.0 0.9 0.8 0.7 0.6 L -75 -25 25 75 125 Tj(°C)










Test circuits STL12HN65M2


### 3 Test circuits

Figure 14: Test circuit for resistive load switching times









577

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 PowerFLAT™ 5x6 HV package information

Figure 20: PowerFLAT™ 5x6 HV package outline





Table 9: PowerFLAT™ 5x6 HV mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.8	6	6.1
D	5.10	5.20	5.30
Е	6.05	6.15	6.25
E2	3.10	3.20	3.30
D2	4.30	4.40	4.50
D4	4.8	5	5.1
е		1.27	
L	0.50	0.55	0.60
K	1.90	2.00	2.10

Figure 21: PowerFLAT™ 5x6 HV recommended footprint (dimensions are in mm)



Package information STL12HN65M2

# 4.2 PowerFLAT™ 5x6 packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape




Figure 24: PowerFLAT™ 5x6 reel

PART NO.

R25.00

R25.

Revision history STL12HN65M2

# 5 Revision history

**Table 10: Document revision history** 

Date	Revision	Changes
29-Nov-2017	1	First release

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved