### STFI5N95K3



## N-channel 950 V, 3 Ω typ., 4 A Zener-protected SuperMESH3™ Power MOSFET in I<sup>2</sup>PAKFP package

Datasheet - production data





Figure 1. Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>TOT</sub>
STFI5N95K3	950 V	$3.5~\Omega$	4 A	25 W

- Fully insulated and low profile package with increased creepage path from pin to heatsink plate
- 100% avalanche tested
- Extremely large avalanche performance
- Gate charge minimized
- Very low intrinsic capacitances
- Zener-protected

#### **Applications**

· Switching applications

#### **Description**

This SuperMESH3™ Power MOSFET is the result of improvements applied to STMicroelectronics' SuperMESH™ technology, combined with a new optimized vertical structure. This device boasts an extremely low onresistance, superior dynamic performance and high avalanche capability, rendering it suitable for the most demanding applications.

**Table 1. Device summary** 

Order code	Marking	Package	Packaging
STFI5N95K3	5N95K3	I <sup>2</sup> PAKFP (TO-281)	Tube

Contents STFI5N95K3

### **Contents**

1	Electrical ratings 3
2	Electrical characteristics
3	Test circuits9
4	Package mechanical data10
5	Revision history
0050	Electrical characteristics

STFI5N95K3 Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate- source voltage	±30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	4 <sup>(1)</sup>	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	3 <sup>(1)</sup>	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	16 <sup>(1)</sup>	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	25	W
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_J$ max)	4	CA
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	100	mJ
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	5	V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s,T <sub>C</sub> = 25 °C)	2500	V
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

<sup>1.</sup> Limited by maximum junction temperature

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

<sup>2.</sup> Pulse width limited by safe operating area

<sup>3.</sup>  $I_{SD} \leq 4 \text{ A}, \text{ di/dt } \leq 100 \text{ A/}\mu\text{s}, \text{ peak } V_{DS} \leq V_{(BR)DSS}$ 

Electrical characteristics STFI5N95K3

### 2 Electrical characteristics

(Tcase =25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	950			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 950 V V <sub>DS</sub> = 950 V, T <sub>C</sub> =125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	٧
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2 A	O10	3	3.5	Ω

Table 5. Dynamic

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	C <sub>iss</sub>	Input capacitance		-	460	-	pF
	C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$	-	38	-	pF
	C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0$	-	1	-	pF
	C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 760 V, V <sub>GS</sub> = 0	-	970	-	pF
2/6	C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{DS} = 0$ to 760 V, $V_{GS} = 0$	-	15	-	pF
1050.	$R_g$	Gate input resistance	f=1 MHz open drain	-	5.5	-	Ω
Op	Qg	Total gate charge	V <sub>DD</sub> = 760 V, I <sub>D</sub> = 4 A,	-	19	ı	nC
	$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V	-	4.7	ı	nC
	$Q_{gd}$	Gate-drain charge	(see Figure 16)	-	12	-	nC

<sup>1.</sup> Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

<sup>2.</sup> Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table	6.	Switch	hing	times
-------	----	--------	------	-------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 475 \text{ V}, I_{D} = 2 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 15)	-	17	-	ns
t <sub>r</sub>	Rise time		-	7	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	32	-	ns
t <sub>f</sub>	Fall time		-	18	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-	1C	4	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		(0)	5	16	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 4 A, V <sub>GS</sub> = 0	<u>)</u>		1.6	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100 A/μs	-	410		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 17)	-	3.5		μC
I <sub>RRM</sub>	Reverse recovery current		-	17		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100 A/μs	-	516		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V T <sub>J</sub> = 150 °C	-	4.1		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 17)	-	16		Α

- 1. Pulse width limited by safe operating area
- 2. Pulsed: pulse duration =  $300 \mu s$ , duty cycle 1.5%

Table 8. Gate-source Zener diode

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
100	V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS}$ = ± 1 mA, $I_{D}$ =0	30	-	-	٧

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

Electrical characteristics STFI5N95K3

### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage

Figure 7. Static drain-source on-resistance




Figure 8. Capacitance variations




Figure 9. Output capacitance stored energy





Figure 10. Normalized gate threshold voltage vs temperature

Figure 11. Normalized on-resistance vs temperature








Figure 12. Source-drain diode forward characteristics


Figure 13. Normalized B<sub>VDSS</sub> vs temperature





Electrical characteristics STFI5N95K3

Figure 14. Maximum avalanche energy vs starting Tj



8/13 DocID023624 Rev 1

STFI5N95K3 Test circuits

### 3 Test circuits

Figure 15. Switching times test circuit for resistive load

Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times

Figure 18. Unclamped inductive load test circuit





Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform



## 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

Obsolete Product(s). Obsolete Product(s)

Table 9. I<sup>2</sup>PAKFP (TO-281) mechanical data

Dim.		mm				
Dilli.	Min.	Тур.	Max.			
А	4.40		4.60			
В	2.50		2.70			
D	2.50		2.75			
D1	0.65		0.85			
E	0.45		0.70			
F	0.75		1.00			
F1			1.20			
G	4.95	-	5.20			
Н	10.00		10.40			
L1	21.00	O'	23.00			
L2	13.20	*61	14.10			
L3	10.55	16/6	10.85			
L4	2.70	60,	3.20			
L5	0.85	102	1.25			
L6	7.30	7	7.50			

Figure 21. I<sup>2</sup>PAKFP (TO-281) drawing



47/

Revision history STFI5N95K3

# 5 Revision history

**Table 10. Document revision history** 

Date	Revision	Changes
09-May-2013	1	First release



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

