



N-channel 650 V, 0.124 Ω, 22 A, MDmesh M5 Power MOSFET in an I²PAKFP package

Features



Order code	V _{DS} @ T _{JMAX}	R _{DS(on)} max	I _D
STFI31N65M5	710 V	0.148 Ω	22 A

- Extremely low R_{DS(on)}
- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested



Applications

- Switching applications

Description

This device is an N-channel Power MOSFET based on the MDmesh M5 innovative vertical process technology combined with the well-known PowerMESH horizontal layout. The resulting product offers extremely low on-resistance, making it particularly suitable for applications requiring high power and superior efficiency.



Product status link

[STFI32N65M5](#)

Product summary

Order code	STFI31N65M5
Marking	31N65M5
Package	I ² PAKFP
Packing	Tube

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 25	V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	22 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	13.9 ⁽¹⁾	A
I_{DM} ⁽²⁾	Drain current (pulsed)	88 ⁽¹⁾	A
P_{TOT}	Total power dissipation at $T_C = 25^\circ\text{C}$	30	W
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat-sink ($t = 1\text{ s}$, $T_C = 25^\circ\text{C}$)	2500	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	50	
T_j	Operating junction temperature range	-55 to 150	$^\circ\text{C}$
T_{stg}	Storage temperature range		

1. Limited by package.
2. Limited by maximum junction temperature.
3. $I_{SD} \leq 22\text{ A}$, $di/dt \leq 400\text{ A}/\mu\text{s}$; V_{DS} (peak) < $V_{(BR)DSS}$, $V_{DD} = 400\text{ V}$.
4. $V_{DS} \leq 480\text{ V}$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	4.17	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient	62.5	$^\circ\text{C}/\text{W}$

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	5	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	410	mJ

2 Electrical characteristics

$T_C = 25^\circ\text{C}$ unless otherwise specified

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			1	μA
		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}, T_C = 125^\circ\text{C}$ (1)			100	μA
		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			± 100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3	4	5	V
$R_{D\text{S(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 11 \text{ A}$		0.124	0.148	Ω

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	1865	-	pF
C_{oss}	Output capacitance		-	45	-	pF
C_{rss}	Reverse transfer capacitance		-	4.2	-	pF
$C_{o(tr)}$ (1)	Equivalent capacitance time related	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 520 \text{ V}$	-	146	-	pF
$C_{o(er)}$ (2)	Equivalent capacitance energy related		-	43	-	pF
R_g	Intrinsic gate resistance	$f = 1 \text{ MHz}$	-	2.8	-	Ω
Q_g	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 11 \text{ A}$	-	45	-	nC
Q_{gs}	Gate-source charge		-	11.5	-	nC
Q_{gd}	Gate-drain charge		-	20	-	nC

- $C_{o(tr)}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .
- $C_{o(er)}$ is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(v)}$	Voltage delay time	$V_{DD} = 400 \text{ V}$, $I_D = 14 \text{ A}$, $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see Figure 17. Test circuit for inductive load switching and diode recovery times and Figure 20. Switching time waveform)	-	46	-	ns
$t_{r(v)}$	Voltage rise time		-	8	-	ns
$t_{f(i)}$	Current fall time		-	8.5	-	ns
$t_{c(off)}$	Crossing time		-	11	-	ns

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		22	A
I_{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		88	A
V_{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 22 \text{ A}$, $V_{GS} = 0 \text{ V}$	-		1.5	V
t_{rr}	Reverse recovery time	$I_{SD} = 22 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 100 \text{ V}$ (see Figure 17. Test circuit for inductive load switching and diode recovery times)	-	336		ns
Q_{rr}	Reverse recovery charge		-	5		μC
I_{RRM}	Reverse recovery current		-	30		A
t_{rr}	Reverse recovery time	$I_{SD} = 22 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 100 \text{ V}$, $T_j = 150^\circ\text{C}$ (see Figure 17. Test circuit for inductive load switching and diode recovery times)	-	406		ns
Q_{rr}	Reverse recovery charge		-	6		μC
I_{RRM}	Reverse recovery current		-	31		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Obsolete Product(s)

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Gate charge vs gate-source voltage




Figure 6. Static drain-source on-resistance











Figure 7. Capacitance variations

Figure 8. Output capacitance stored energy

Figure 9. Normalized gate threshold voltage vs temperature

Figure 10. Normalized on-resistance vs temperature

Figure 11. Source-drain diode forward characteristics

Figure 12. Normalized V_{(BR)DSS} vs temperature


Figure 13. Switching energy vs gate resistance




Note: E_{on} including reverse recovery of a SiC diode.

Obsolete Product(s) - Obsolete Product(s)


3 Test circuits

Figure 15. Test circuit for resistive load switching times




AM01468v1

Figure 16. Test circuit for gate charge behavior




AM01469v1

Figure 17. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 18. Unclamped inductive load test circuit




AM01471v1

Figure 19. Unclamped inductive waveform



AM01472v1

Figure 20. Switching time waveform




AM05540v2

4**Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1**I²PAKFP (TO-281) package information**

Figure 21. I²PAKFP (TO-281) package outline



8291506 Rev. C

Table 8. I²PAKFP (TO-281) mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
B	2.50		2.70
D	2.50		2.75
D1	0.65		0.85
E	0.45		0.70
F	0.75		1.00
F1			1.20
G	4.95		5.20
H	10.00		10.40
L1	21.00		23.00
L2	13.20		14.10
L3	10.55		10.85
L4	2.70		3.20
L5	0.85		1.25
L6	7.50	7.60	7.70

Obsolete Product(s) - Obsolete Product(s)

Revision history

Table 9. Document revision history

Date	Revision	Changes
19-Apr-2019	1	First release. Part number previously included in datasheet DocID022848.

Obsolete Product(s) - Obsolete Product(s)

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

Obsolete Product(s) - Obsolete Product(s)