

# STD5N65M6

# N-channel 650 V, 1.15 Ω typ., 4 A MDmesh<sup>™</sup> M6 Power MOSFET in a DPAK package

Datasheet - production data



Order code	VDS	R <sub>DS(on)</sub> max.	ID
STD5N65M6	650 V	1.3 Ω	4 A

- Reduced switching losses
- Lower R<sub>DS(on)</sub> x area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected

## **Applications**

• Switching applications

# Description

The new MDmesh<sup>TM</sup> M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent  $R_{DS(on)}$  \* area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum endapplication efficiency.

Order code	Marking	Package	Packing
STD5N65M6	5N65M6	DPAK	Tape and reel

DocID029222 Rev 1

This is information on a product in full production.





Figure 1: Internal schematic diagram



## Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) package information	9
	4.2	DPAK (TO-252) packing information	12



# 1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 25	V
ID	Drain current (continuous) at T <sub>C</sub> = 25 °C	4	А
lD	Drain current (continuous) at Tc = 100 °C	2.5	А
IDM <sup>(1)</sup>	Drain current (pulsed)	16	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	45	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	v/ns
TJ	Operating junction temperature range		°C
T <sub>stg</sub>	Storage temperature range	-55 to 150	C

#### Notes:

 $^{(1)}$ Pulse width limited by safe operating area  $^{(2)}I_{SD} \leq 4$  A, di/dt = 400 A/µs; V<sub>DS peak</sub> < V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 400 V

 $^{(3)}V_{DS} \leq 520 \text{ V}$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	2.78	9 <b>C</b> AN/
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

## Notes:

<sup>(1)</sup>When mounted on FR-4 board of inch<sup>2</sup>, 2oz Cu.

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{\mbox{\scriptsize jmax}}$ )	1	Α
Eas	Single pulse avalanche energy (starting $T_j=25^{\circ}C$ , $I_D=I_{AR}$ , $V_{DD}=50$ V)	90	mJ



# 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V(BR)DSS	Drain-source breakdown voltage	V <sub>GS</sub> = 0, I <sub>D</sub> = 1 mA	650			V	
	$V_{GS}$ = 0 V, $V_{DS}$ = 650 V			1	μA		
I <sub>DSS</sub>	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 650 V;$ $T_{C} = 125 \ ^{\circ}C \ ^{(1)}$			100	μA	
Igss	Gate body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 25 V$			±5	μA	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	2.25	3	3.75	V	
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}=10~V,~I_{D}=2~A$		1.15	1.3	Ω	

## Table 5: On/off-state

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	170	-	pF
Coss	Output capacitance	- V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	20	-	pF
Crss	Reverse transfer capacitance		-	1	-	pF
C <sub>oss</sub> eq. <sup>(1)</sup>	Equivalent output capacitance	$V_{DS} = 0$ to 520 V, $V_{GS} = 0$ V	-	35	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> =0 A	-	5	-	Ω
Qg	Total gate charge	$V_{DD} = 350 \text{ V}, \text{ I}_D = 1 \text{ A}, \text{ V}_{GS} = 10 \text{ V},$ (see <i>Figure 15: "Test circuit for</i>	-	5.1	-	nC
Qgs	Gate-source charge		-	0.8	-	nC
$Q_{gd}$	Gate-drain charge	gate charge behavior")	-	2	-	nC

## Table 6: Dynamic

#### Notes:

 $^{(1)}C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table	7:	Switching	times
- unit		omitoring	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 325 V, $I_D$ = 2 A, $R_G$ = 4.7 $\Omega$ ,	-	6.5	-	ns
tr	Rise time	V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for resistive load switching	-	5.9	-	ns
t <sub>d(off)</sub>	Turn-off delay time	times" and Figure 19: "Switching	-	17.4	-	ns
tf	Fall time	time waveform")	-	15.2	-	ns



## Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		4	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		16	А
Vsd <sup>(2)</sup>	Forward on voltage	$I_{SD} = 4 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.6	V
trr	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100 A/µs,	-	222		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ , (see <i>Figure 19</i> :	-	1.24		μC
IRRM	Reverse recovery current	"Switching time waveform")	-	11.2		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100 A/µs,	-	264		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 19: "Switching	-	1.39		μC
IRRM	Reverse recovery current	time waveform")	-	10.5		Α

## Notes:


 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area


 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%






# Electrical characteristics (curves)












57


#### **Electrical characteristics**









# 3 Test circuits










57

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.1 DPAK (TO-252) package information



## Package information


## STD5N65M6

nformation			STD5N65M6			
Table 9: DPAK (TO-252) type A mechanical data						
Dim.	mm					
	Min.	Тур.	Max.			
A	2.20		2.40			
A1	0.90		1.10			
A2	0.03		0.23			
b	0.64		0.90			
b4	5.20		5.40			
с	0.45		0.60			
c2	0.48		0.60			
D	6.00		6.20			
D1	4.95	5.10	5.25			
E	6.40		6.60			
E1	4.60	4.70	4.80			
е	2.16	2.28	2.40			
e1	4.40		4.60			
Н	9.35		10.10			
L	1.00		1.50			
(L1)	2.60	2.80	3.00			
L2	0.65	0.80	0.95			
L4	0.60		1.00			
R		0.20				
V2	0°		8°			





## STD5N65M6

Package information














Table 10: DPAK (TO-252) tape and reel mechanical data							
Таре		Reel					
Dim.	mm		Dim	r	mm		
	Min.	Max.	Dim.	Min.	Max.		
A0	6.8	7	A		330		
B0	10.4	10.6	В	1.5			
B1		12.1	С	12.8	13.2		
D	1.5	1.6	D	20.2			
D1	1.5		G	16.4	18.4		
E	1.65	1.85	N	50			
F	7.4	7.6	Т		22.4		
K0	2.55	2.75					
P0	3.9	4.1	Base qty.		2500		
P1	7.9	8.1	Bulk qty. 2		2500		
P2	1.9	2.1					
R	40						
Т	0.25	0.35					
W	15.7	16.3					

. ... . .



# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
05-May-2016	1	Initial release.



#### STD5N65M6

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

