

N-CHANNEL 200V - 0.038Ω - 40A TO-220/FP/TO-247/D<sup>2</sup>PAK  
LOW GATE CHARGE STripFET™ MOSFET

**Table 1: General Features**

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	I <sub>D</sub>	P <sub>w</sub>
STP40N20	200 V	< 0.045 Ω	40 A	160 W
STW40N20	200 V	< 0.045 Ω	40 A	160 W
STB40N20	200 V	< 0.045 Ω	40 A	160 W
STF40N20	200 V	< 0.045 Ω	40 A	40 W

- TYPICAL R<sub>D(on)</sub> = 0.038 Ω
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATABILITY
- EXCELLENT FIGURE OF MERIT (R<sub>D(on)</sub>\*Q<sub>g</sub>)
- 100% AVALANCHE TESTED


### DESCRIPTION

This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency isolated DC-DC converters.


### APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- UPS

**Figure 1: Package**



**Figure 2: Internal Schematic Diagram**



**Table 2: Order Codes**

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP40N20	P40N20	TO-220	TUBE
STW40N20	W40N20	TO-247	TUBE
STB40N20	B40N20	D <sup>2</sup> PAK	TAPE & REEL
STF40N20	F40N20	TO-220FP	TUBE

**Table 3: Absolute Maximum ratings**

Symbol	Parameter	Value		Unit
		TO-220/D <sup>2</sup> PAK/ TO247	TO-220FP	
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	200		V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	200		V
V <sub>GS</sub>	Gate- source Voltage	± 20		V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	40		A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	25		A
I <sub>DM</sub> (•)	Drain Current (pulsed)	160		A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	160	40	W
	Derating Factor	1.28	0.32	W/°C
V <sub>ISO</sub>	Insulation Withstand Voltage	--	2500	V
dv/dt (1)	Peak Diode Recovery voltage slope	12		V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating Junction Temperature Storage Temperature	-55 to 150		°C

(•) Pulse width limited by safe operating area

(1) I<sub>SD</sub> ≤ 40A, di/dt ≤ 200 A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>.

**Table 4: Thermal Data**

		TO-220/ D <sup>2</sup> PAK	TO-247	TO-220FP	
R <sub>thj-case</sub>	Thermal Resistance Junction-case Max	0.78		3.1	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient Max	62.5	50	62.5	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	300			°C

**Table 5: Avalanche Characteristics**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	40	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	230	mJ

**ELECTRICAL CHARACTERISTICS (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED)****Table 6: On/Off**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 1mA, V <sub>GS</sub> = 0	200			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 10	µA µA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 µA	2	3	4	V
R <sub>D(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20 A		0.038	0.045	Ω

**Table 7: Dynamic**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> =20 A		30		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		2500 510 78		pF pF pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	V <sub>DD</sub> = 100 V, I <sub>D</sub> = 20 A, R <sub>G</sub> = 4.7 Ω V <sub>GS</sub> = 10 V (Resistive Load see, Figure 19)		20 44 74 22		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> = 160V, I <sub>D</sub> = 40 A, V <sub>GS</sub> = 10V		75 13.2 35.5		nC nC nC


**Table 8: Source Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				40 160	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 20 A, V <sub>GS</sub> = 0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I <sub>SD</sub> = 20 A, di/dt = 100A/µs V <sub>DD</sub> = 100V, T <sub>j</sub> = 25°C (see test circuit, Figure 20)		192 922 9.6		ns nC A
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I <sub>SD</sub> = 20 A, di/dt = 100A/µs V <sub>DD</sub> = 100V, T <sub>j</sub> = 150°C (see test circuit, Figure 20)		242 1440 11.9		ns nC A


(1) Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

(2) Pulse width limited by safe operating area.


**Figure 3: Safe Operating Area For TO-220/D<sup>2</sup>PAK**




**Figure 4: Safe Operating Area For TO-247**




**Figure 5: Safe Operating Area For TO-220FP**




**Figure 6: Thermal Impedance For TO-220/D<sup>2</sup>PAK**




**Figure 7: Thermal Impedance For TO-247**




**Figure 8: Thermal Impedance For TO-220FP**



**Figure 9: Output Characteristics**




**Figure 10: Transconductance**




**Figure 11: Gate Charge vs Gate-source Voltage**



**Figure 12: Transfer Characteristics**




**Figure 13: Static Drain-source On Resistance**




**Figure 14: Capacitance Variations**




**Figure 15: Normalized Gate Threshold Voltage vs Temperature**




**Figure 17: Normalized On Resistance vs Temperature**




**Figure 16: Source-Drain Forward Characteristics**




**Figure 18: Unclamped Inductive Load Test Circuit**




**Figure 21: Unclamped Inductive Wafeform**




**Figure 19: Switching Times Test Circuit For Resistive Load**



**Figure 22: Gate Charge Test Circuit**




**Figure 20: Test Circuit For Inductive Load Switching and Diode Recovery Times**




**TO-220 MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
c	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
E	10		10.40	0.393		0.409
e	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
$\varnothing P$	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116



## TO-247 MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.85		5.15	0.19		0.20
A1	2.20		2.60	0.086		0.102
b	1.0		1.40	0.039		0.055
b1	2.0		2.40	0.079		0.094
b2	3.0		3.40	0.118		0.134
c	0.40		0.80	0.015		0.03
D	19.85		20.15	0.781		0.793
E	15.45		15.75	0.608		0.620
e		5.45			0.214	
L	14.20		14.80	0.560		0.582
L1	3.70		4.30	0.14		0.17
L2		18.50			0.728	
$\phi P$	3.55		3.65	0.140		0.143
$\phi R$	4.50		5.50	0.177		0.216
S		5.50			0.216	



Rev.E


**D<sup>2</sup>PAK MECHANICAL DATA**


DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		4°			



## TO-220FP MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
B	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.45		0.7	0.017		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
H	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	.0385		0.417
L5	2.9		3.6	0.114		0.141
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126



**D<sup>2</sup>PAK FOOTPRINT****TAPE AND REEL SHIPMENT**

TAPE MECHANICAL DATA				REEL MECHANICAL DATA				
DIM.	mm		inch		mm		inch	
	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
A0	10.5	10.7	0.413	0.421			330	12.992
B0	15.7	15.9	0.618	0.626			1.059	
D	1.5	1.6	0.059	0.063			12.8	0.504
D1	1.59	1.61	0.062	0.063			20.2	0.795
E	1.65	1.85	0.065	0.073			24.4	0.960
F	11.4	11.6	0.449	0.456			100	3.937
K0	4.8	5.0	0.189	0.197			30.4	1.197
P0	3.9	4.1	0.153	0.161				
P1	11.9	12.1	0.468	0.476				
P2	1.9	2.1	0.075	0.082				
R	50		1.574					
T	0.25	0.35	0.0098	0.0137				
W	23.7	24.3	0.933	0.956				

**TAPE MECHANICAL DATA**

40 mm min. Access hole at slot location  
Full radius  
Tape slot in core for tape start 2.5mm min. width

**REEL MECHANICAL DATA**

**BASE QTY**      **BULK QTY**

1000      1000

**TOP COVER TAPE**

10 pitches cumulative tolerance on tape +/ - 0.2 mm

User Direction of Feed

TRL

FEED DIRECTION

Bending radius R min.

\* on sales type

**Table 9: Revision History**

Date	Revision	Description of Changes
27-Sep-2004	1	First Release.
03-Feb-2005	2	Complete Version
03-Jun-2005	3	Update with D <sup>2</sup> PAK
27-Oct-2005	4	Inserted TO-220FP

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America