STI6N95K5



N-channel 950 V, 1 Ω typ., 9 A MDmesh™ K5 Power MOSFET in an I²PAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STI6N95K5	950 V	1.25 Ω	9 A	90 W

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STI6N95K5	6N95K5	I²PAK	Tube

Contents STI6N95K5

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	I2PAK package information	9
5	Revisio	on history	11

STI6N95K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	±30	V
I_D	Drain current (continuous) at T _C = 25 °C	9	Α
I _D	Drain current (continuous) at T _C = 100 °C	6	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	36	Α
P _{TOT}	Total dissipation at T _C = 25 °C	90	
dv/dt (2)	Peak diode recovery voltage slope	4.5	\
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	FF to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.39	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	3	А
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	90	mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \le 9 \text{ A, di/dt} \le 100 \text{ A/}\mu\text{s; V}_{DS} \text{ peak} < V_{(BR)DSS}$

 $^{^{(3)}}V_{DS} \le 760 \text{ V}$

Electrical characteristics STI6N95K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	950			V
		$V_{GS} = 0 \text{ V}, V_{DS} = 950 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 950 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DD} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _G S = 10 V, I _D = 3 A		1	1.25	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	450	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	30	-	pF
Crss	Reverse transfer capacitance	V G G = 0 V	-	1.6	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 760 V,	-	45	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$	-	19	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 760 \text{ V}, I_D = 6 \text{ A}$	-	13	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 0 to 10 V	-	3	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	7	-	nC

Notes:

⁽¹⁾ Defined by design, not subject to production test.

 $^{^{(1)}}$ $C_{O(tr)}$ is a constant capacitance value that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 80% V_{DSS}

 $^{^{(2)}}$ $C_{\text{O(er)}}$ is a constant capacitance value that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 80% V_{DSS} .

Table 7: Switching times

Table 11 ownering times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	V _{DD} = 475 V, I _D = 3 A,	ı	12	-	ns	
tr	Rise time	$R_G = 4.7 \Omega$	ı	12	-	ns	
t _{d(off)}	Turn-off delay time	V _{GS} = 10 V (see Figure 14: "Test circuit for	-	33	-	ns	
t _f	Fall time	resistive load switching times" and Figure 19: "Switching time waveform")	-	21	-	ns	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		9	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		1		36	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 6 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	372		ns
Qrr	Reverrse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for	-	4		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	22		Α
t _{rr}	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	522		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	5		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	20		Α

Notes:

Table 9: Gate-source Zener diode

Sym	bol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR))GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)







Figure 3: Thermal impedance $K \\ \overline{\delta} = 0.5$ $\overline{\delta} = 0.2$ $\overline{\delta} = 0.1$ $\overline{\delta} = 0.01$ $\overline{\delta} = 0.05$ $\overline{\delta} = 0.05$ $\overline{\delta} = 0.01$ $\overline{\delta} = 0.01$

Figure 4: Output characteristics ID(A) VGS=10V 12 10 8 7V 6 4 6V 2 5V 0 15 20 VDS(V)







STI6N95K5 Electrical characteristics

Figure 8: Capacitance variations

C(pF)

1000

100


Ciss


Coss


Crss

Crss

Figure 9: Normalized gate threshold voltage vs temperature VGS(th) (nom ID=100 µA 1.2 1.1 1.0 0.9 8.0 0.7 0.6 0.5 0.4 -25 25 75 125 TJ(°C)










Test circuits STI6N95K5

3 Test circuits







STI6N95K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 I²PAK package information




Figure 20: I²PAK package outline

Table 10: I²PAK package mechanical data

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
А	4.40	-	4.60	
A1	2.40	-	2.72	
b	0.61	-	0.88	
b1	1.14	-	1.70	
С	0.49	-	0.70	
c2	1.23	-	1.32	
D	8.95	-	9.35	
е	2.40	-	2.70	
e1	4.95	-	5.15	
Е	10	-	10.40	
L	13	-	14	
L1	3.50	-	3.93	
L2	1.27	-	1.40	

STI6N95K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
03-May-2017	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved