STL3N80K5



N-channel 800 V, 2.8 Ω typ., 2 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	ΙD	Ртот
STL3N80K5	800 V	3.5 Ω	2 A	38 W

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STL3N80K5	3N80K5	PowerFLAT™ 5x6 VHV	Tape and reel

Contents STL3N80K5

Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 VHV package information	10
	4.2	PowerFLAT™ 5x6 VHV packing information	13
5	Revisio	n history	15

STL3N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±30	V
I_D	Drain current (continuous) at T _C = 25 °C	2	Α
ID	Drain current (continuous) at T _C = 100 °C	1.3	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)		Α
P _{TOT}	Total dissipation at T _C = 25 °C	38	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	\//n =
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	55 to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3.3	°C/W
R _{thj-pcb} ⁽¹⁾ Thermal resistance junction-pcb		59	°C/W

Notes

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	1	Α
Eas	Single pulse avalanche energy (starting Tj = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	65	mJ

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}}I_{SD} \le 2 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s; V}_{DS} \text{ peak} < V_{(BR)DSS}$

 $^{^{(3)}}V_{DS} \le 640 \text{ V}.$

 $^{^{(1)}}$ When mounted on FR-4 board of 1 inch², 2 oz Cu

Electrical characteristics STL3N80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _G S = 10 V, I _D = 1 A		2.8	3.5	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	130	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	1	14	ı	pF
Crss	Reverse transfer capacitance	V 00 = V	ı	0.6	1	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	1	20	ı	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$	1	9	ı	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D =0 A	-	15.5	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 2.5 A	-	9.5	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	1.5	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	7.5	-	nC

Notes:

4/16

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

rabio i i ovitornilg timoo							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D = 1.25 A,	-	8.5	-	ns	
tr	Rise time	$R_G = 4.7 \Omega$ $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	7.5	-	ns	
t _{d(off)}	Turn-off delay time		-	20.5	-	ns	
t _f	Fall time	resistive load switching times" and Figure 19: "Switching time waveform")	-	25	-	ns	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		2	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		8	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 2 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 2 A, di/dt = 100 A/µs,	-	265		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	1.2		μC
I _{RRM}	Reverse recovery current		-	9.2		А
t _{rr}	Reverse recovery time	I _{SD} = 2 A, di/dt = 100 A/μs, V _{DD} = 60 V, T _i = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	430		ns
Qrr	Reverse recovery charge		-	1.9		μC
I _{RRM}	Reverse recovery current		-	8.8		А

Notes:

Table 9: Gate-source Zener diode


	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ī	V _{(BR)GSO}	Gate-source breakdown voltage	I _{GS} = ±1 mA, I _D = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

ID(A)

VGS=10,11V

9V

3

2

8V

7V

7V

0


4


8


12

16

VDS(V)







577




Figure 9: Output capacitance stored energy

AM18022v1

AM18022v1

1.5

1

0.5

0


200


400


600

Vos(V)

Figure 10: Normalized gate threshold voltage vs temperature AM18017v1 (norm) 1.2 ID=100μA 1.1 0.9 0.8 0.7 0.6 0.5 0.4 -100 -50 50 100 150 TJ(°C)







Test circuits STL3N80K5

3 Test circuits


Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior

Figure 15: Test circuit for gate charge behavior

Vos pulse width

AM01469v10





STL3N80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 VHV package information

Figure 20: PowerFLAT™ 5x6 VHV package outline





Table 10: PowerFLAT™ 5x6 VHV package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
Е	5.95	6.15	6.35
D2	4.30	4.40	4.50
E2	2.40	2.50	2.60
е		1.27	
L	0.50	0.55	0.60
K	2.60	2.70	2.80





STL3N80K5 Package information

4.2 PowerFLAT™ 5x6 VHV packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape




Figure 24: PowerFLAT™ 5x6 reel

PART NO.

R25.00

R25.00

R25.00

R1.10

R21.20

R1.10

R21.20

R21.20

R23.00

All dimensions are in millimeters

R23.4350_Reel_rev_C

STL3N80K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
10-Apr-2017	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

