



## Automotive-grade N-channel 650 V, 0.058 Ω typ., 48 A, MDmesh™ DM2 Power MOSFET in a TO-247 package

### Features


**TO-247**


NG1D2S3Z

- AEC-Q101 qualified 
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### Applications

- Switching applications

### Description

This high-voltage N-channel Power MOSFET is part of the MDmesh™ DM2 fast-recovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high-efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Product status link	
<a href="#">STW58N65DM2AG</a>	
Product summary	
<b>Order code</b>	STW58N65DM2AG
<b>Marking</b>	58N65DM2
<b>Package</b>	TO-247
<b>Packing</b>	Tube

## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	$\pm 25$	V
$I_D$	Drain current (continuous) at $T_{case} = 25^\circ\text{C}$	48	A
	Drain current (continuous) at $T_{case} = 100^\circ\text{C}$	30	
$I_{DM}^{(1)}$	Drain current (pulsed)	150	A
$P_{TOT}$	Total dissipation at $T_{case} = 25^\circ\text{C}$	360	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	50	V/ns
$dv/dt^{(3)}$	MOSFET $dv/dt$ ruggedness	50	
$T_{stg}$	Storage temperature range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating junction temperature range		

1. Pulse width is limited by safe operating area.
2.  $I_{SD} \leq 48 \text{ A}$ ,  $di/dt = 800 \text{ A}/\mu\text{s}$ ,  $V_{DS}$  peak <  $V_{(BR)DSS}$ ,  $V_{DD} = 80\% V_{(BR)DSS}$
3.  $V_{DS} \leq 520 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.35	$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal resistance junction-ambient	50	

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
$I_{AR}^{(1)}$	Avalanche current, repetitive or not repetitive	7	A
$E_{AS}^{(2)}$	Single pulse avalanche energy	1300	mJ

1. Pulse width is limited by  $T_{Jmax}$ .
2. Starting  $T_J = 25^\circ\text{C}$ ,  $I_D = I_{AR}$ ,  $V_{DD} = 50 \text{ V}$

## 2

## Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)**Table 4. Static**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	650			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V			10	μA
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V, T <sub>case</sub> = 125 °C <sup>(1)</sup>			100	
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3	4	5	V
R <sub>D(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 24 A		0.058	0.065	Ω

1. Defined by design, not subject to production test.

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	4100	-	pF
C <sub>oss</sub>	Output capacitance		-	160	-	
C <sub>rss</sub>	Reverse transfer capacitance		-	2.5	-	
C <sub>oss eq.</sub> <sup>(1)</sup>	Equivalent output capacitance	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V	-	375	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	4.1	-	Ω
Q <sub>g</sub>	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 48 A, V <sub>GS</sub> = 0 to 10 V (see Figure 14. Test circuit for gate charge behavior)	-	88	-	nC
Q <sub>gs</sub>	Gate-source charge		-	22	-	
Q <sub>gd</sub>	Gate-drain charge		-	37	-	

1. C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 24 A, R <sub>G</sub> = 4.7 Ω, V <sub>GS</sub> = 10 V (see Figure 13. Test circuit for resistive load switching times and Figure 18. Switching time waveform)	-	28	-	ns
t <sub>r</sub>	Rise time		-	31	-	
t <sub>d(off)</sub>	Turn-off delay time		-	157	-	
t <sub>f</sub>	Fall time		-	7.7	-	

**Table 7. Source-drain diode**


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		48	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		150	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$ , $I_{SD} = 48 \text{ A}$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 48 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ ,	-	135		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 100 \text{ V}$ (see <a href="#">Figure 15. Test circuit for inductive load switching and diode recovery times</a> )	-	0.68		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	$I_{SD} = 48 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , (see <a href="#">Figure 15. Test circuit for inductive load switching and diode recovery times</a> )	-	10		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 48 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ ,	-	260		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 100 \text{ V}$ , $T_J = 150^\circ\text{C}$ (see <a href="#">Figure 15. Test circuit for inductive load switching and diode recovery times</a> )	-	2.75		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	$I_{SD} = 48 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , (see <a href="#">Figure 15. Test circuit for inductive load switching and diode recovery times</a> )	-	21		A

1. Pulse width is limited by safe operating area.


2. Pulse test: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**




**Figure 2. Thermal impedance**




**Figure 3. Output characteristics**




**Figure 4. Transfer characteristics**









**Figure 5. Gate charge vs gate-source voltage**




**Figure 6. Static drain-source on-resistance**



**Figure 7. Capacitance variations**

**Figure 8. Normalized gate threshold voltage vs temperature**

**Figure 9. Normalized on-resistance vs temperature**

**Figure 10. Normalized V\_(BR)DSS vs temperature**

**Figure 11. Output capacitance stored energy**

**Figure 12. Source- drain diode forward characteristics**



### 3 Test circuits

**Figure 13.** Test circuit for resistive load switching times




AM01468v1

**Figure 14.** Test circuit for gate charge behavior




AM01469v1

**Figure 15.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 16.** Unclamped inductive load test circuit




AM01471v1

**Figure 17.** Unclamped inductive waveform



AM01472v1

**Figure 18.** Switching time waveform



AM01473v1


**4****Package information**

---

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

## 4.1 TO-247 package information

Figure 19. TO-247 package outline



0075325\_9

**Table 8.** TO-247 package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
c	0.40		0.80
D	19.85		20.15
E	15.45		15.75
e	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

## Revision history

**Table 9. Document revision history**

Date	Version	Changes
09-Sep-2015	1	Initial release.
15-Sep-2015	2	In section <i>Electrical characteristics (curves)</i> : - updated figure <i>Safe operating area</i>
02-Jul-2018	3	Removed maturity status indication from cover page. The document status is production data. Updated <a href="#">Table 1. Absolute maximum ratings</a> and <a href="#">Table 7. Source-drain diode</a> . Updated <a href="#">Figure 1. Safe operating area</a> . Minor text changes

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>7</b>
<b>4</b>	<b>Package information.....</b>	<b>8</b>
<b>4.1</b>	TO-247 package information .....	8
	<b>Revision history .....</b>	<b>11</b>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved