

# N-channel 60 V, 0.019 Ω typ., 8 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 3.3x3.3 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	ΙD
STL8N6F7	60 V	0.023 Ω	8 A

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL8N6F7	8N6F7	PowerFLAT™ 3.3x3.3	Tape and reel

Contents STL8N6F7

### Contents

1	Electric	eal ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	7
4	Packag	e information	8
	4.1	PowerFLAT 3.3x3.3 package information	9
5	Revisio	n history	12

STL8N6F7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	60	V	
$V_{GS}$	Gate-source voltage	± 20	V	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	36	Α	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	22	Α	
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	144	Α	
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	8	Α	
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	5	Α	
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed) 32		Α	
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	60 W		
P <sub>TOT</sub> (3)	Total dissipation at T <sub>pcb</sub> = 25 °C	3	W	
$T_{stg}$	T <sub>stg</sub> Storage temperature		°C	
Tj	Operating junction temperature -55 to 150			

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max.	42.8	°C/W
R <sub>thj-case</sub>	thi-case Thermal resistance junction-case max.		°C/W

#### Notes

 $^{(1)}$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec.

 $<sup>^{(1)}\</sup>text{This}$  value is rated according to  $R_{\text{thj-c}}.$ 

<sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}\</sup>text{This}$  value is rated according to  $R_{\text{thj-pcb}}.$ 

Electrical characteristics STL8N6F7

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	60			٧
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 V$ $V_{DS} = 60 V$			1	μΑ
I <sub>GSS</sub>	Gate-body leakage current	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4 A		0.019	0.023	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	420	ı	pF
Coss	Output capacitance	$V_{DS} = 30 \text{ V}, f = 1 \text{ MHz},$	ı	215	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	ı	16	ı	pF
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, I_D = 8 \text{ A},$	-	8	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for gate charge	-	2.3	-	nC
Q <sub>gd</sub>	Gate-drain charge	behavior")	-	2.1	1	nC

**Table 6: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_D = 4 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V} \text{ (see}$ Figure 13: "Test circuit for resistive load switching times")	1	7.85	1	ns
tr	Rise time		-	3.25	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	12.1	-	ns
tf	Fall time		ı	3.95	-	ns

#### Table 7: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 8 A, V <sub>GS</sub> = 0 V	ı		1.2	V
t <sub>rr</sub>	Reverse recovery time	$I_D = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	17.1		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 48 V (see Figure 15: "Test circuit for inductive load switching and diode recovery times"	-	6.67		nC
I <sub>RRM</sub>	Reverse recovery current		-	0.8		А


#### Notes:

 $^{(1)}$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%



# 2.1 Electrical characteristics (curves)








Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) 1.15 GIPD271020151425VTH I<sub>D</sub> = 250 μA 1.1 1.05 0.95 0.9 0.85 0.8 0.75 ₸<sub>j</sub> (°C) 25 75 125

Figure 10: Normalized on-resistance vs temperature


R<sub>DS(on)</sub> GIPD271020151457RON


1.8 V<sub>GS</sub> = 10 V

1.4 I<sub>D</sub> = 4 V

1.4 I

0.6 O.2 C-75 -25 25 75 125 T<sub>j</sub> (°C)





STL8N6F7 Test circuits

### 3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 Ω D.U.T.


12 V 47 KΩ VG


14 KΩ VG

AM01468v1

Figure 15: Test circuit for inductive load switching and diode recovery times







Package information STL8N6F7


# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STL8N6F7 Package information

# 4.1 PowerFLAT 3.3x3.3 package information

Figure 19: PowerFLAT™ 3.3x3.3 package outline



10/13

Table 8: PowerFLAT™ 3.3x3.3 package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
A	0.70	0.80	0.90
b	0.25	0.30	0.39
С	0.14	0.15	0.20
D	3.10	3.30	3.50
D1	3.05	3.15	3.25
D2	2.15	2.25	2.35
е	0.55	0.65	0.75
E	3.10	3.30	3.50
E1	2.90	3.00	3.10
E2	1.60	1.70	1.80
Н	0.25	0.40	0.55
K	0.65	0.75	0.85
L	030	0.45	0.60
L1	0.05	0.15	0.25
L2			0.15
θ	8°	10°	12°

Figure 20: PowerFLAT™ 3.3x3.3 recommended footprint

Revision history STL8N6F7

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
20-Aug-2015	1	First release.
22-Oct-2015	2	Updated title and features in cover page.  Updated Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode".  Added Section 3.1: "Electrical characteristics (curves)".  Document status promoted from preliminary di production data.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved